From owner-p4-projects@FreeBSD.ORG Wed Feb 29 10:00:38 2012 Return-Path: Delivered-To: p4-projects@freebsd.org Received: by hub.freebsd.org (Postfix, from userid 32767) id AE5151065672; Wed, 29 Feb 2012 10:00:38 +0000 (UTC) Delivered-To: perforce@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 5938810656A9 for ; Wed, 29 Feb 2012 10:00:37 +0000 (UTC) (envelope-from bb+lists.freebsd.perforce@cyrus.watson.org) Received: from skunkworks.freebsd.org (skunkworks.freebsd.org [IPv6:2001:4f8:fff6::2d]) by mx1.freebsd.org (Postfix) with ESMTP id 480BD8FC36 for ; Wed, 29 Feb 2012 10:00:17 +0000 (UTC) Received: from skunkworks.freebsd.org (localhost [127.0.0.1]) by skunkworks.freebsd.org (8.14.4/8.14.4) with ESMTP id q1TA0EgU037629 for ; Wed, 29 Feb 2012 10:00:14 GMT (envelope-from bb+lists.freebsd.perforce@cyrus.watson.org) Received: (from perforce@localhost) by skunkworks.freebsd.org (8.14.4/8.14.4/Submit) id q1TA0EoN037626 for perforce@freebsd.org; Wed, 29 Feb 2012 10:00:14 GMT (envelope-from bb+lists.freebsd.perforce@cyrus.watson.org) Date: Wed, 29 Feb 2012 10:00:14 GMT Message-Id: <201202291000.q1TA0EoN037626@skunkworks.freebsd.org> X-Authentication-Warning: skunkworks.freebsd.org: perforce set sender to bb+lists.freebsd.perforce@cyrus.watson.org using -f From: Robert Watson To: Perforce Change Reviews Precedence: bulk Cc: Subject: PERFORCE change 207076 for review X-BeenThere: p4-projects@freebsd.org X-Mailman-Version: 2.1.5 List-Id: p4 projects tree changes List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Wed, 29 Feb 2012 10:00:39 -0000 http://p4web.freebsd.org/@@207076?ac=10 Change 207076 by rwatson@rwatson_svr_ctsrd_mipsbuild on 2012/02/29 09:59:59 Modify FreeBSD MIPS exception handler installation to also install the XTLB handler for BERI. Add a comment reflecting my surprise at the fact that we fail to install it by default for 64-bit MIPS architectures, instead requiring each to be manually enabled. To do this, define a BERI CPU type, matching similar arrangements for other 64-bit MIPS CPUs. Affected files ... .. //depot/projects/ctsrd/beribsd/src/sys/conf/options.mips#2 edit .. //depot/projects/ctsrd/beribsd/src/sys/mips/mips/machdep.c#2 edit Differences ... ==== //depot/projects/ctsrd/beribsd/src/sys/conf/options.mips#2 (text+ko) ==== @@ -37,6 +37,7 @@ CPU_CNMIPS opt_global.h CPU_RMI opt_global.h CPU_NLM opt_global.h +CPU_BERI opt_global.h ISA_MIPS1 opt_cputype.h ISA_MIPS3 opt_cputype.h ==== //depot/projects/ctsrd/beribsd/src/sys/mips/mips/machdep.c#2 (text+ko) ==== @@ -347,7 +347,11 @@ bcopy(MipsTLBMiss, (void *)MIPS_UTLB_MISS_EXC_VEC, MipsTLBMissEnd - MipsTLBMiss); -#if defined(CPU_CNMIPS) || defined(CPU_RMI) || defined(CPU_NLM) + /* + * XXXRW: Why don't we install the XTLB handler for all 64-bit + * architectures? + */ +#if defined(CPU_CNMIPS) || defined(CPU_RMI) || defined(CPU_NLM) || defined (CPU_BERI) /* Fake, but sufficient, for the 32-bit with 64-bit hardware addresses */ bcopy(MipsTLBMiss, (void *)MIPS3_XTLB_MISS_EXC_VEC, MipsTLBMissEnd - MipsTLBMiss);