From owner-p4-projects@FreeBSD.ORG Sun Jan 20 22:00:17 2008 Return-Path: Delivered-To: p4-projects@freebsd.org Received: by hub.freebsd.org (Postfix, from userid 32767) id 0F92716A47F; Sun, 20 Jan 2008 22:00:17 +0000 (UTC) Delivered-To: perforce@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id C83E816A46D for ; Sun, 20 Jan 2008 22:00:16 +0000 (UTC) (envelope-from imp@freebsd.org) Received: from repoman.freebsd.org (repoman.freebsd.org [IPv6:2001:4f8:fff6::29]) by mx1.freebsd.org (Postfix) with ESMTP id C5E0113C4E8 for ; Sun, 20 Jan 2008 22:00:16 +0000 (UTC) (envelope-from imp@freebsd.org) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.14.1/8.14.1) with ESMTP id m0KM0GT7015220 for ; Sun, 20 Jan 2008 22:00:16 GMT (envelope-from imp@freebsd.org) Received: (from perforce@localhost) by repoman.freebsd.org (8.14.1/8.14.1/Submit) id m0KM0Guv015217 for perforce@freebsd.org; Sun, 20 Jan 2008 22:00:16 GMT (envelope-from imp@freebsd.org) Date: Sun, 20 Jan 2008 22:00:16 GMT Message-Id: <200801202200.m0KM0Guv015217@repoman.freebsd.org> X-Authentication-Warning: repoman.freebsd.org: perforce set sender to imp@freebsd.org using -f From: Warner Losh To: Perforce Change Reviews Cc: Subject: PERFORCE change 133744 for review X-BeenThere: p4-projects@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: p4 projects tree changes List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Sun, 20 Jan 2008 22:00:17 -0000 http://perforce.freebsd.org/chv.cgi?CH=133744 Change 133744 by imp@imp_paco-paco on 2008/01/20 21:59:51 Select 7 of COP_0's 16th register is not defined by the mips architecture, but reserved for the implementation. In this case, I believe that's because the XLR processor stores its core number in that. For now, comment it all out. Affected files ... .. //depot/projects/mips2-jnpr/src/sys/mips/mips/locore.S#11 edit Differences ... ==== //depot/projects/mips2-jnpr/src/sys/mips/mips/locore.S#11 (text+ko) ==== @@ -163,6 +163,7 @@ no_cfe: #endif +#if 0 /* XXX: this is for the xlr mips CPU */ /* * Block all the slave CPUs */ @@ -178,7 +179,6 @@ /* calculate linear cpuid */ sll t0, a1, 2 addu a2, t0, a0 -#if 0 /* XXX: this is for the xlr mips CPU */ /* Initially, disable all hardware threads on each core except thread0 */ li t1, VCPU_ID_0 li t2, XLR_THREAD_ENABLE_IND @@ -188,10 +188,11 @@ #ifdef SMP la t0, _C_LABEL(__pcpu) SET_CPU_PCPU(t0) -#endif /* If not master cpu, jump... */ +/*XXX this assumes the above #if 0'd code runs */ bne a2, zero, start_secondary nop +#endif /* Call the platform-specific startup code. */ jal platform_start