From owner-freebsd-hackers@FreeBSD.ORG Sun Jun 5 20:04:43 2011 Return-Path: Delivered-To: freebsd-hackers@FreeBSD.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 391E2106566B; Sun, 5 Jun 2011 20:04:43 +0000 (UTC) (envelope-from avg@FreeBSD.org) Received: from citadel.icyb.net.ua (citadel.icyb.net.ua [212.40.38.140]) by mx1.freebsd.org (Postfix) with ESMTP id 551358FC0A; Sun, 5 Jun 2011 20:04:41 +0000 (UTC) Received: from porto.starpoint.kiev.ua (porto-e.starpoint.kiev.ua [212.40.38.100]) by citadel.icyb.net.ua (8.8.8p3/ICyb-2.3exp) with ESMTP id XAA10001; Sun, 05 Jun 2011 23:04:40 +0300 (EEST) (envelope-from avg@FreeBSD.org) Received: from localhost ([127.0.0.1]) by porto.starpoint.kiev.ua with esmtp (Exim 4.34 (FreeBSD)) id 1QTJYu-00082x-IJ; Sun, 05 Jun 2011 23:04:40 +0300 Message-ID: <4DEBE157.8030201@FreeBSD.org> Date: Sun, 05 Jun 2011 23:04:39 +0300 From: Andriy Gapon User-Agent: Mozilla/5.0 (X11; U; FreeBSD amd64; en-US; rv:1.9.2.17) Gecko/20110503 Lightning/1.0b2 Thunderbird/3.1.10 MIME-Version: 1.0 To: Jung-uk Kim References: <201105241356.45543.jkim@FreeBSD.org> <201106011655.51233.jkim@FreeBSD.org> <4DE8794B.60100@FreeBSD.org> <201106031228.58113.jkim@FreeBSD.org> In-Reply-To: <201106031228.58113.jkim@FreeBSD.org> X-Enigmail-Version: 1.1.2 Content-Type: text/plain; charset=ISO-8859-1 Content-Transfer-Encoding: 7bit Cc: freebsd-hackers@FreeBSD.org Subject: Re: [RFC] Enabling invariant TSC timecounter on SMP X-BeenThere: freebsd-hackers@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: Technical Discussions relating to FreeBSD List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Sun, 05 Jun 2011 20:04:43 -0000 on 03/06/2011 19:28 Jung-uk Kim said the following: > Unlike Intel, AMD did not guarantee "all TSCs reset to zero with RESET > IPI" before Bulldozer[1]. In fact, I tried to measure deltas between > cores when I started hacking on it using some crude heuristics, > somewhat like the OpenSolaris hack[2]. Basically, a dual-core AMD > Family 10h processor showed noticeably larger deltas than *two* > dual-core Intel Woodcrest Xeons'. You are right. I haven't had any problems with my Athlon II system with forced smp_tsc, but testing shows that it has a measurable difference in TSC between cores. E.g. with the "tsc_check" code: cpus 0-1, min_write_time = 186, tdelta = 316 cpus 0-1, TSCs are considered to be OUT of sync > [1] I couldn't find any clues from their publicly available documents > whether they will implement (or need) additional mechanism for > multi-socket Bulldozer platforms. It only says something like "all > TSCs are synchronized with a clock source in north bridge". We will > see when AMD Valencia & Interlagos are available. :-) > [2] Unfortunately, there is no way to accurately measure it with > current generation hardware. Yeah, quite unfortunate. -- Andriy Gapon