From owner-svn-src-projects@FreeBSD.ORG Sat Mar 16 16:41:46 2013 Return-Path: Delivered-To: svn-src-projects@freebsd.org Received: from mx1.freebsd.org (mx1.FreeBSD.org [8.8.178.115]) by hub.freebsd.org (Postfix) with ESMTP id 94AC9962; Sat, 16 Mar 2013 16:41:46 +0000 (UTC) (envelope-from ray@FreeBSD.org) Received: from svn.freebsd.org (svn.freebsd.org [IPv6:2001:1900:2254:2068::e6a:0]) by mx1.freebsd.org (Postfix) with ESMTP id 86FF8788; Sat, 16 Mar 2013 16:41:46 +0000 (UTC) Received: from svn.freebsd.org ([127.0.1.70]) by svn.freebsd.org (8.14.6/8.14.6) with ESMTP id r2GGfkjw027499; Sat, 16 Mar 2013 16:41:46 GMT (envelope-from ray@svn.freebsd.org) Received: (from ray@localhost) by svn.freebsd.org (8.14.6/8.14.5/Submit) id r2GGfkOl027498; Sat, 16 Mar 2013 16:41:46 GMT (envelope-from ray@svn.freebsd.org) Message-Id: <201303161641.r2GGfkOl027498@svn.freebsd.org> From: Aleksandr Rybalko Date: Sat, 16 Mar 2013 16:41:46 +0000 (UTC) To: src-committers@freebsd.org, svn-src-projects@freebsd.org Subject: svn commit: r248376 - projects/efika_mx/sys/arm/freescale/imx X-SVN-Group: projects MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-BeenThere: svn-src-projects@freebsd.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: "SVN commit messages for the src " projects" tree" List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Sat, 16 Mar 2013 16:41:46 -0000 Author: ray Date: Sat Mar 16 16:41:46 2013 New Revision: 248376 URL: http://svnweb.freebsd.org/changeset/base/248376 Log: Fix indentation. Modified: projects/efika_mx/sys/arm/freescale/imx/imx51_ssireg.h Modified: projects/efika_mx/sys/arm/freescale/imx/imx51_ssireg.h ============================================================================== --- projects/efika_mx/sys/arm/freescale/imx/imx51_ssireg.h Sat Mar 16 16:39:00 2013 (r248375) +++ projects/efika_mx/sys/arm/freescale/imx/imx51_ssireg.h Sat Mar 16 16:41:46 2013 (r248376) @@ -107,15 +107,15 @@ #define SSI_SRCR_RFSL (1 << 1) /* RX Frame Sync Length */ #define SSI_SRCR_REFS (1 << 0) /* RX Early Frame Sync */ -#define IMX51_SSI_STCCR_REG 0x0024 /* TX Clock Control */ -#define IMX51_SSI_SRCCR_REG 0x0028 /* RX Clock Control */ +#define IMX51_SSI_STCCR_REG 0x0024 /* TX Clock Control */ +#define IMX51_SSI_SRCCR_REG 0x0028 /* RX Clock Control */ #define SSI_SXCCR_DIV2 (1 << 18) /* Divide By 2 */ #define SSI_SXCCR_PSR (1 << 17) /* Prescaler Range */ -#define SSI_SXCCR_WL_MASK 0x0001e000 +#define SSI_SXCCR_WL_MASK 0x0001e000 #define SSI_SXCCR_WL_SHIFT 13 /* Word Length Control */ -#define SSI_SXCCR_DC_MASK 0x00001f00 +#define SSI_SXCCR_DC_MASK 0x00001f00 #define SSI_SXCCR_DC_SHIFT 8 /* Frame Rate Divider */ -#define SSI_SXCCR_PM_MASK 0x000000ff +#define SSI_SXCCR_PM_MASK 0x000000ff #define SSI_SXCCR_PM_SHIFT 0 /* Prescaler Modulus */ #define IMX51_SSI_SFCSR_REG 0x002C /* SSI FIFO Control/Status Register */