From owner-p4-projects@FreeBSD.ORG Mon Jun 14 22:42:57 2004 Return-Path: Delivered-To: p4-projects@freebsd.org Received: by hub.freebsd.org (Postfix, from userid 32767) id C4EEF16A4D0; Mon, 14 Jun 2004 22:42:56 +0000 (GMT) Delivered-To: perforce@freebsd.org Received: from mx1.FreeBSD.org (mx1.freebsd.org [216.136.204.125]) by hub.freebsd.org (Postfix) with ESMTP id 9E59F16A4CE for ; Mon, 14 Jun 2004 22:42:56 +0000 (GMT) Received: from repoman.freebsd.org (repoman.freebsd.org [216.136.204.115]) by mx1.FreeBSD.org (Postfix) with ESMTP id 97F6E43D31 for ; Mon, 14 Jun 2004 22:42:56 +0000 (GMT) (envelope-from jmallett@freebsd.org) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.12.11/8.12.11) with ESMTP id i5EMgbb1042206 for ; Mon, 14 Jun 2004 22:42:37 GMT (envelope-from jmallett@freebsd.org) Received: (from perforce@localhost) by repoman.freebsd.org (8.12.11/8.12.11/Submit) id i5EMgbnS042203 for perforce@freebsd.org; Mon, 14 Jun 2004 22:42:37 GMT (envelope-from jmallett@freebsd.org) Date: Mon, 14 Jun 2004 22:42:37 GMT Message-Id: <200406142242.i5EMgbnS042203@repoman.freebsd.org> X-Authentication-Warning: repoman.freebsd.org: perforce set sender to jmallett@freebsd.org using -f From: Juli Mallett To: Perforce Change Reviews Subject: PERFORCE change 54960 for review X-BeenThere: p4-projects@freebsd.org X-Mailman-Version: 2.1.1 Precedence: list List-Id: p4 projects tree changes List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 14 Jun 2004 22:42:57 -0000 http://perforce.freebsd.org/chv.cgi?CH=54960 Change 54960 by jmallett@jmallett_oingo on 2004/06/14 22:42:18 Go back to cute AND'ing of bits. Looks like this may actually be a requirement for at least one of my systems, or I'm on crack. Affected files ... .. //depot/projects/mips/sys/mips/mips/locore.S#14 edit Differences ... ==== //depot/projects/mips/sys/mips/mips/locore.S#14 (text+ko) ==== @@ -54,19 +54,27 @@ GLOBAL(btext) ENTRY(start) /* - * t0: Bits to set: + * t0: Bits to preserve if set: + * Soft reset + * Boot exception vectors (firmware-provided) + */ + li t0, MIPS_SR_BEV | MIPS_SR_SR + /* + * t1: Bits to set explicitly: * Kernel mode is 64-bit * Enable FPU */ - li t0, MIPS_SR_KX | MIPS_SR_COP_1_BIT + li t1, MIPS_SR_KX | MIPS_SR_COP_1_BIT /* - * Read coprocessor 0 status register, and set bits we want to - * explicitly set. + * Read coprocessor 0 status register, clear bits not + * preserved (namely, clearing interrupt bits), and set + * bits we want to explicitly set. */ - mfc0 t1, MIPS_COP_0_STATUS - or t1, t0 - mtc0 t1, MIPS_COP_0_STATUS + mfc0 t2, MIPS_COP_0_STATUS + and t2, t0 + or t2, t1 + mtc0 t2, MIPS_COP_0_STATUS COP0_SYNC /* Extra nops for the FPU to spin up. */