Skip site navigation (1)Skip section navigation (2)
Date:      Wed, 8 Jun 2011 20:08:06 +0000 (UTC)
From:      Jung-uk Kim <jkim@FreeBSD.org>
To:        cvs-src-old@freebsd.org
Subject:   cvs commit: src/sys/x86/x86 tsc.c
Message-ID:  <201106082008.p58K8Drs042428@repoman.freebsd.org>

next in thread | raw e-mail | index | archive | help
jkim        2011-06-08 20:08:06 UTC

  FreeBSD src repository

  Modified files:
    sys/x86/x86          tsc.c 
  Log:
  SVN rev 222869 on 2011-06-08 20:08:06Z by jkim
  
  Increase quality of TSC (or TSC-low) timecounter to 1000 if it is P-state
  invariant.  For SMP case (TSC-low), it also has to pass SMP synchronization
  test and the CPU vendor/model has to be white-listed explicitly.  Currently,
  all Intel CPUs and single-socket AMD Family 15h processors are listed here.
  
  Discussed with: hackers
  
  Revision  Changes    Path
  1.22      +27 -2     src/sys/x86/x86/tsc.c



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201106082008.p58K8Drs042428>