From owner-freebsd-hackers  Fri Jul 11 09:52:11 1997
Return-Path: <owner-hackers>
Received: (from root@localhost)
          by hub.freebsd.org (8.8.5/8.8.5) id JAA20114
          for hackers-outgoing; Fri, 11 Jul 1997 09:52:11 -0700 (PDT)
Received: from Octopussy.MI.Uni-Koeln.DE (Octopussy.MI.Uni-Koeln.DE [134.95.166.20])
          by hub.freebsd.org (8.8.5/8.8.5) with SMTP id JAA20108;
          Fri, 11 Jul 1997 09:52:05 -0700 (PDT)
Received: from x14.mi.uni-koeln.de (annexr2-43.slip.Uni-Koeln.DE) by Octopussy.MI.Uni-Koeln.DE with SMTP id AA04925
  (5.67b/IDA-1.5); Fri, 11 Jul 1997 18:51:45 +0200
Received: (from se@localhost) by x14.mi.uni-koeln.de (8.8.6/8.6.9) id SAA13726; Fri, 11 Jul 1997 18:51:38 +0200 (CEST)
X-Face: "<d]#=8pzx);RzeqSKI86OVa7=!0/(uRa.+B.9Z9\eNUn@UG?!`y7yt2dFNn%k4'.}](uE%
 yCO)$e&Y1%3EO~ifu6Q-#YUM&JZ't,}JkPnAz,8Dj33u%@GBi%[Y#LHz$]h7a<p4)-jKI7~sKjlP-^
 EvA[G;]v&0]W!EL%shs,{7x0|oqN4YVIs5,NI#,V{9"WF):5&RkOhyj*#-IAG}Tnu;YCF,d
Message-Id: <19970711185137.42296@mi.uni-koeln.de>
Date: Fri, 11 Jul 1997 18:51:37 +0200
From: Stefan Esser <se@FreeBSD.ORG>
To: Narvi <narvi@haldjas.folklore.ee>
Cc: mika ruohotie <bsdhack@shadows.aeon.net>, hackers@FreeBSD.ORG,
        Stefan Esser <se@FreeBSD.ORG>
Subject: Re: PQ_LARGECACHE and page colouring
References: <199707092048.XAA24685@shadows.aeon.net> <Pine.BSF.3.96.970710111052.19833B-100000@haldjas.folklore.ee>
Mime-Version: 1.0
Content-Type: text/plain; charset=us-ascii
X-Mailer: Mutt 0.74
In-Reply-To: <Pine.BSF.3.96.970710111052.19833B-100000@haldjas.folklore.ee>; from Narvi on Thu, Jul 10, 1997 at 11:18:23AM +0300
Sender: owner-hackers@FreeBSD.ORG
X-Loop: FreeBSD.org
Precedence: bulk

On Jul 10, Narvi <narvi@haldjas.folklore.ee> wrote:
> > > > > if I add options PQ_LARGECACHE to the kernel config file.
> > > > something we with 512K cache should use or not?

> I have about the same (asus fx motherboard + 512K pipline burst cache in
> the form of a coast module). 
> 
> I don't know if it is direct-mapped or not - there is no documentation I
> can get my hands on. But it does help.

All current chip sets for Pentium class processors 
support only a direct mapped secondary cache, AFAIK.

2-way or 4-way mapped caches on the motherboard were 
common in the 386 days, and may have been supported
by some 486 chip set (I don't really know), but made
sense mostly because of the much smaller cache size
than common today.

Regards, STefan