From owner-cvs-all@FreeBSD.ORG  Mon Dec  6 08:27:11 2004
Return-Path: <owner-cvs-all@FreeBSD.ORG>
Delivered-To: cvs-all@freebsd.org
Received: from mx1.FreeBSD.org (mx1.freebsd.org [216.136.204.125])
	by hub.freebsd.org (Postfix) with ESMTP
	id 3AD2D16A4CE; Mon,  6 Dec 2004 08:27:11 +0000 (GMT)
Received: from repoman.freebsd.org (repoman.freebsd.org [216.136.204.115])
	by mx1.FreeBSD.org (Postfix) with ESMTP
	id 2B73A43D5C; Mon,  6 Dec 2004 08:27:11 +0000 (GMT)
	(envelope-from scottl@FreeBSD.org)
Received: from repoman.freebsd.org (localhost [127.0.0.1])
	by repoman.freebsd.org (8.13.1/8.13.1) with ESMTP id iB68RBOx058041;
	Mon, 6 Dec 2004 08:27:11 GMT
	(envelope-from scottl@repoman.freebsd.org)
Received: (from scottl@localhost)
	by repoman.freebsd.org (8.13.1/8.13.1/Submit) id iB68RAmE058040;
	Mon, 6 Dec 2004 08:27:10 GMT
	(envelope-from scottl)
Message-Id: <200412060827.iB68RAmE058040@repoman.freebsd.org>
From: Scott Long <scottl@FreeBSD.org>
Date: Mon, 6 Dec 2004 08:27:10 +0000 (UTC)
To: src-committers@FreeBSD.org, cvs-src@FreeBSD.org,
	cvs-all@FreeBSD.org
X-FreeBSD-CVS-Branch: HEAD
Subject: cvs commit: src/sys/i386/pci pci_cfgreg.c
X-BeenThere: cvs-all@freebsd.org
X-Mailman-Version: 2.1.1
Precedence: list
List-Id: CVS commit messages for the entire tree <cvs-all.freebsd.org>
List-Unsubscribe: <http://lists.freebsd.org/mailman/listinfo/cvs-all>,
	<mailto:cvs-all-request@freebsd.org?subject=unsubscribe>
List-Archive: <http://lists.freebsd.org/pipermail/cvs-all>
List-Post: <mailto:cvs-all@freebsd.org>
List-Help: <mailto:cvs-all-request@freebsd.org?subject=help>
List-Subscribe: <http://lists.freebsd.org/mailman/listinfo/cvs-all>,
	<mailto:cvs-all-request@freebsd.org?subject=subscribe>
X-List-Received-Date: Mon, 06 Dec 2004 08:27:11 -0000

scottl      2004-12-06 08:27:10 UTC

  FreeBSD src repository

  Modified files:
    sys/i386/pci         pci_cfgreg.c 
  Log:
  Add support for the memory-mapped PCI Express configuration mechanism.  This
  actually is a property of the northbridge and applies to all PCI/PCI-X/PCIe
  devices in the system, though only PCIe devices will respond to registers
  higher than 256.  This uses per-CPU pools of temporary mappings so that
  the whole 256MB of configuration space doesn't have to be mapped all at
  once.  While the sf_buf API was considered for this, the fact that it
  requires sleep locks and can return failure made it unsuitable for this use.
  
  For now only the Intel Grantsdale and Lindenhurst (925 and 752x) chipsets are
  supported.  Since there doesn't appear to be a compatible way to determine
  northbridge support, new chipsets will have to be explicitely added in the
  future.
  
  Revision  Changes    Path
  1.112     +211 -8    src/sys/i386/pci/pci_cfgreg.c