Skip site navigation (1)Skip section navigation (2)
Date:      Wed, 15 May 1996 10:04:45 -0700 (PDT)
From:      "Rodney W. Grimes" <rgrimes@GndRsh.aac.dev.com>
To:        jgreco@brasil.moneng.mei.com (Joe Greco)
Cc:        davidg@Root.COM, mmead@Glock.COM, joerg_wunsch@uriah.heep.sax.de, blh@nol.net, jgreco@brasil.moneng.mei.com, hackers@FreeBSD.ORG, hardware@FreeBSD.ORG
Subject:   Re: Triton chipset with 256k cache caches 32M only?
Message-ID:  <199605151704.KAA04912@GndRsh.aac.dev.com>
In-Reply-To: <199605141630.LAA06612@brasil.moneng.mei.com> from Joe Greco at "May 14, 96 11:29:59 am"

next in thread | previous in thread | raw e-mail | index | archive | help
> > >>    No, it uses the parity bits. Only 8 syndrome bits are needed
> > >> for 64bit words.
> > >
> > >	Hmm.  So does that mean the ECC is limited to single (odd
> > >number of) bit errors?
> > 
> >   ECC has single bit error correction and 2 bit error detection. Better than
> > parity no matter how you slice it.

Only if you have memory that is failing or you need extreamly reliable
operation (good memory should have a single bit error rate of something
like 1 in 10 years).

> 
> I have not tried it on D-P, but Rod says that the Triton-II ECC imposes an
> extra delay in memory accesses, i.e. "don't use it".

The cost is about 10 to 15% in memory bandwidth.

> That should be really easy to see if you go looking for it.

Yep... easy to spot in any bcopy benchmark larger than the cache.

-- 
Rod Grimes                                      rgrimes@gndrsh.aac.dev.com
Accurate Automation Company                 Reliable computers for FreeBSD



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?199605151704.KAA04912>