From owner-svn-src-head@FreeBSD.ORG Tue Jul 13 17:21:16 2010 Return-Path: Delivered-To: svn-src-head@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 404201065673; Tue, 13 Jul 2010 17:21:16 +0000 (UTC) (envelope-from imp@FreeBSD.org) Received: from svn.freebsd.org (svn.freebsd.org [IPv6:2001:4f8:fff6::2c]) by mx1.freebsd.org (Postfix) with ESMTP id 2E5718FC20; Tue, 13 Jul 2010 17:21:16 +0000 (UTC) Received: from svn.freebsd.org (localhost [127.0.0.1]) by svn.freebsd.org (8.14.3/8.14.3) with ESMTP id o6DHLGvf002948; Tue, 13 Jul 2010 17:21:16 GMT (envelope-from imp@svn.freebsd.org) Received: (from imp@localhost) by svn.freebsd.org (8.14.3/8.14.3/Submit) id o6DHLGSp002946; Tue, 13 Jul 2010 17:21:16 GMT (envelope-from imp@svn.freebsd.org) Message-Id: <201007131721.o6DHLGSp002946@svn.freebsd.org> From: Warner Losh Date: Tue, 13 Jul 2010 17:21:16 +0000 (UTC) To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org X-SVN-Group: head MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Cc: Subject: svn commit: r210007 - head/sys/mips/mips X-BeenThere: svn-src-head@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: SVN commit messages for the src tree for head/-current List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 13 Jul 2010 17:21:16 -0000 Author: imp Date: Tue Jul 13 17:21:15 2010 New Revision: 210007 URL: http://svn.freebsd.org/changeset/base/210007 Log: Use the cpuregs.h spellings for these registers rather than the cpu.h spelling. Modified: head/sys/mips/mips/locore.S Modified: head/sys/mips/mips/locore.S ============================================================================== --- head/sys/mips/mips/locore.S Tue Jul 13 17:19:57 2010 (r210006) +++ head/sys/mips/mips/locore.S Tue Jul 13 17:21:15 2010 (r210007) @@ -85,8 +85,8 @@ GLOBAL(fenvp) GLOBAL(btext) ASM_ENTRY(_start) VECTOR(_locore, unknown) - /* UNSAFE TO USE a0..a3, since some bootloaders pass that to us */ - mtc0 zero, COP_0_CAUSE_REG # Clear soft interrupts + /* UNSAFE TO USE a0..a3, need to preserve the args from boot loader */ + mtc0 zero, MIPS_COP_0_CAUSE # Clear soft interrupts #if defined(TARGET_OCTEON) /* @@ -123,14 +123,14 @@ VECTOR(_locore, unknown) * preserved (namely, clearing interrupt bits), and set * bits we want to explicitly set. */ - mfc0 t2, COP_0_STATUS_REG + mfc0 t2, MIPS_COP_0_STATUS and t2, t0 or t2, t1 - mtc0 t2, COP_0_STATUS_REG + mtc0 t2, MIPS_COP_0_STATUS COP0_SYNC /* Make sure KSEG0 is cached */ - li t0, CFG_K0_CACHED + li t0, MIPS_CCA_CNC mtc0 t0, MIPS_COP_0_CONFIG COP0_SYNC