From owner-freebsd-current@FreeBSD.ORG Wed Jul 9 01:48:39 2003 Return-Path: Delivered-To: freebsd-current@freebsd.org Received: from mx1.FreeBSD.org (mx1.freebsd.org [216.136.204.125]) by hub.freebsd.org (Postfix) with ESMTP id EECE737B401 for ; Wed, 9 Jul 2003 01:48:39 -0700 (PDT) Received: from stork.mail.pas.earthlink.net (stork.mail.pas.earthlink.net [207.217.120.188]) by mx1.FreeBSD.org (Postfix) with ESMTP id 51C6143FB1 for ; Wed, 9 Jul 2003 01:48:39 -0700 (PDT) (envelope-from tlambert2@mindspring.com) Received: from user-38ldtos.dialup.mindspring.com ([209.86.247.28] helo=mindspring.com) by stork.mail.pas.earthlink.net with asmtp (SSLv3:RC4-MD5:128) (Exim 3.33 #1) id 19aAcu-0007V7-00; Wed, 09 Jul 2003 01:48:37 -0700 Message-ID: <3F0BD682.376B0F82@mindspring.com> Date: Wed, 09 Jul 2003 01:46:58 -0700 From: Terry Lambert X-Mailer: Mozilla 4.79 [en] (Win98; U) X-Accept-Language: en MIME-Version: 1.0 To: Steve Kargl References: <200307082011.49200.thierry@herbelot.com> <200307082109.20039.thierry@herbelot.com> <20030708193053.GA68383@troutmask.apl.washington.edu> <20030708212821.GA68477@troutmask.apl.washington.edu> Content-Type: text/plain; charset=us-ascii Content-Transfer-Encoding: 7bit X-ELNK-Trace: b1a02af9316fbb217a47c185c03b154d40683398e744b8a46ebabc1b76897bef7524076d89a58c38548b785378294e88350badd9bab72f9c350badd9bab72f9c cc: current ML cc: Thierry Herbelot Subject: Re: systematic panic on an SMP machine for 5.1-Release X-BeenThere: freebsd-current@freebsd.org X-Mailman-Version: 2.1.1 Precedence: list List-Id: Discussions about the use of FreeBSD-current List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Wed, 09 Jul 2003 08:48:40 -0000 Steve Kargl wrote: > > PS : is this an indication of bug in the p-III or in the chipset ? > > (ISTR these options could be used to get around unnamed errata of the p-IV) > > You'll need to search the mailing list archive for vague ramblings > by Terry Lambert about these option, large memory machines, > and bugs in the Intel CPUi architecture. Let me say *unequivocally* that *all* Intel and AMD CPUs that support PSE have this problem. The only thing memory size and specific CPU type have to do with it is in how hard it is to trigger the bug accidently. > I was hoping to avoid > Yet Another Terry Email (YATE) on the subject, which simply > tells us how clever he is without giving any details. NDA like Bosko and a half dozen others have, and I will send you the 6K file which describes the problem in great detail. -- Terry