From owner-svn-src-all@freebsd.org Tue Dec 3 09:13:50 2019 Return-Path: Delivered-To: svn-src-all@mailman.nyi.freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2610:1c1:1:606c::19:1]) by mailman.nyi.freebsd.org (Postfix) with ESMTP id 015C91CED82; Tue, 3 Dec 2019 09:13:50 +0000 (UTC) (envelope-from manu@bidouilliste.com) Received: from mail.blih.net (mail.blih.net [212.83.177.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (Client CN "mail.blih.net", Issuer "mail.blih.net" (not verified)) by mx1.freebsd.org (Postfix) with ESMTPS id 47Rx9m2mCqz47sQ; Tue, 3 Dec 2019 09:13:48 +0000 (UTC) (envelope-from manu@bidouilliste.com) Received: from mail.blih.net (mail.blih.net [212.83.177.182]) by mail.blih.net (OpenSMTPD) with ESMTP id af8d9d93; Tue, 3 Dec 2019 10:13:45 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha1; c=relaxed; d=bidouilliste.com; h=date :from:to:cc:subject:message-id:in-reply-to:references :mime-version:content-type:content-transfer-encoding; s=mail; bh=BBupXlpW7AfxaoOJv7q+WQ7T7vI=; b=L5SeWrrHnWQCWt21bxUMbP4BTMOY Ai/aXaWlXGMYJ/3C7bh2y2xSSqD/93kyt5izEsuNN2bW0OhwNsDVk0PC4jC8m7kd AvL96Ycq7k9Kz0CiF1t1WVgBu8eMpTp8lHbdHOXTL1s2klDAdqw4avNujMvCYixY xPB2qBLmy6C7g2M= DomainKey-Signature: a=rsa-sha1; c=nofws; d=bidouilliste.com; h=date :from:to:cc:subject:message-id:in-reply-to:references :mime-version:content-type:content-transfer-encoding; q=dns; s= mail; b=n5vKb21nyDyFyz/4uJ5ZnGqWnVrIzv0ixui8TBtrheFX1i1LJHYNLZJb 1Tkl8g7xoMmAsRsC4GByqGFah64U0zwz3ydcl3cIb4hVmIqIg8dDCg9AgB+5x16k pauwnFY50Tdq7HVrrOzQRjY9L3xTMctpW0wKfIRBXD9HQ5XPECY= Received: from skull.home.blih.net (lfbn-1-12172-130.w90-92.abo.wanadoo.fr [90.92.223.130]) by mail.blih.net (OpenSMTPD) with ESMTPSA id f211983c TLS version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO; Tue, 3 Dec 2019 10:13:45 +0100 (CET) Date: Tue, 3 Dec 2019 10:13:45 +0100 From: Emmanuel Vadot To: Ravi Pokala Cc: Emmanuel Vadot , , , Subject: Re: svn commit: r355188 - in head/riscv: . sifive Message-Id: <20191203101345.53896cce499ee685000e661a@bidouilliste.com> In-Reply-To: <3C503BF7-6D49-4FD2-B2C4-55C890FA8458@panasas.com> References: <201911281938.xASJcv3a034087@repo.freebsd.org> <3C503BF7-6D49-4FD2-B2C4-55C890FA8458@panasas.com> X-Mailer: Sylpheed 3.7.0 (GTK+ 2.24.32; amd64-portbld-freebsd13.0) Mime-Version: 1.0 Content-Type: text/plain; charset=ISO-8859-1 Content-Transfer-Encoding: quoted-printable X-Rspamd-Queue-Id: 47Rx9m2mCqz47sQ X-Spamd-Bar: / Authentication-Results: mx1.freebsd.org; dkim=pass header.d=bidouilliste.com header.s=mail header.b=L5SeWrrH; dmarc=none; spf=pass (mx1.freebsd.org: domain of manu@bidouilliste.com designates 212.83.177.182 as permitted sender) smtp.mailfrom=manu@bidouilliste.com X-Spamd-Result: default: False [-0.22 / 15.00]; ARC_NA(0.00)[]; RCVD_VIA_SMTP_AUTH(0.00)[]; R_DKIM_ALLOW(-0.20)[bidouilliste.com:s=mail]; NEURAL_HAM_MEDIUM(-0.59)[-0.588,0]; FROM_HAS_DN(0.00)[]; TO_DN_SOME(0.00)[]; R_SPF_ALLOW(-0.20)[+ip4:212.83.177.182/32]; TO_MATCH_ENVRCPT_ALL(0.00)[]; MIME_GOOD(-0.10)[text/plain]; MV_CASE(0.50)[]; DMARC_NA(0.00)[bidouilliste.com]; SH_EMAIL_DBL_DONT_QUERY_IPS(0.00)[0.152.189.144,0.152.228.160,0.153.246.16,0.0.0.1,0.153.50.192,0.152.193.120,0.152.232.136,0.0.0.3,0.0.0.2,0.153.11.176,0.153.54.168,4.196.180.0,0.153.89.208,0.0.0.4,0.152.150.128,0.0.0.0]; RCPT_COUNT_FIVE(0.00)[5]; NEURAL_HAM_LONG(-0.11)[-0.113,0]; DKIM_TRACE(0.00)[bidouilliste.com:+]; RCVD_NO_TLS_LAST(0.10)[]; FROM_EQ_ENVFROM(0.00)[]; MIME_TRACE(0.00)[0:+]; IP_SCORE(0.38)[ip: (-0.58), ipnet: 212.83.160.0/19(2.41), asn: 12876(0.06), country: FR(-0.00)]; ASN(0.00)[asn:12876, ipnet:212.83.160.0/19, country:FR]; MID_RHS_MATCH_FROM(0.00)[]; RCVD_COUNT_TWO(0.00)[2] X-BeenThere: svn-src-all@freebsd.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: "SVN commit messages for the entire src tree \(except for " user" and " projects" \)" List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 03 Dec 2019 09:13:50 -0000 On Mon, 02 Dec 2019 13:36:06 -0800 Ravi Pokala wrote: > Hi Manu, >=20 > This creates a top-level "riscv" directory, but there are no other top-le= vel ${TARGET} directories. >=20 > It looks like other *.dts and *.dtsi files live in either >=20 > sys/dts/${TARGET} >=20 > or >=20 > sys/gnu/dts/${TARGET}/(vendor/)? >=20 > So perhaps these should be moved to one of those directories, as appropri= ate? >=20 > Thanks, >=20 > Ravi (rpokala@) Thanks, I don't know how I didn't see that ... fixed with revert + r355324. > ?-----Original Message----- > From: on behalf of Emmanuel Vadot > Date: 2019-11-28, Thursday at 11:38 > To: , , > Subject: svn commit: r355188 - in head/riscv: . sifive >=20 > Author: manu > Date: Thu Nov 28 19:38:57 2019 > New Revision: 355188 > URL: https://svnweb.freebsd.org/changeset/base/355188 > =20 > Log: > Import riscv DTS files > =20 > Requested by: mhorne > =20 > Added: > head/riscv/ > - copied from r355184, vendor/device-tree/dist/src/riscv/ > Replaced: > head/riscv/sifive/fu540-c000.dtsi > - copied unchanged from r355185, vendor/device-tree/dist/src/ris= cv/sifive/fu540-c000.dtsi > head/riscv/sifive/hifive-unleashed-a00.dts > - copied unchanged from r355185, vendor/device-tree/dist/src/ris= cv/sifive/hifive-unleashed-a00.dts > =20 > Copied: head/riscv/sifive/fu540-c000.dtsi (from r355185, vendor/devic= e-tree/dist/src/riscv/sifive/fu540-c000.dtsi) > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D > --- /dev/null 00:00:00 1970 (empty, because file is newly added) > +++ head/riscv/sifive/fu540-c000.dtsi Thu Nov 28 19:38:57 2019 (r3551= 88, copy of r355185, vendor/device-tree/dist/src/riscv/sifive/fu540-c000.dt= si) > @@ -0,0 +1,251 @@ > +// SPDX-License-Identifier: (GPL-2.0 OR MIT) > +/* Copyright (c) 2018-2019 SiFive, Inc */ > + > +/dts-v1/; > + > +#include > + > +/ { > + #address-cells =3D <2>; > + #size-cells =3D <2>; > + compatible =3D "sifive,fu540-c000", "sifive,fu540"; > + > + aliases { > + serial0 =3D &uart0; > + serial1 =3D &uart1; > + ethernet0 =3D ð0; > + }; > + > + chosen { > + }; > + > + cpus { > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + cpu0: cpu@0 { > + compatible =3D "sifive,e51", "sifive,rocket0", "riscv"; > + device_type =3D "cpu"; > + i-cache-block-size =3D <64>; > + i-cache-sets =3D <128>; > + i-cache-size =3D <16384>; > + reg =3D <0>; > + riscv,isa =3D "rv64imac"; > + status =3D "disabled"; > + cpu0_intc: interrupt-controller { > + #interrupt-cells =3D <1>; > + compatible =3D "riscv,cpu-intc"; > + interrupt-controller; > + }; > + }; > + cpu1: cpu@1 { > + compatible =3D "sifive,u54-mc", "sifive,rocket0", "riscv"; > + d-cache-block-size =3D <64>; > + d-cache-sets =3D <64>; > + d-cache-size =3D <32768>; > + d-tlb-sets =3D <1>; > + d-tlb-size =3D <32>; > + device_type =3D "cpu"; > + i-cache-block-size =3D <64>; > + i-cache-sets =3D <64>; > + i-cache-size =3D <32768>; > + i-tlb-sets =3D <1>; > + i-tlb-size =3D <32>; > + mmu-type =3D "riscv,sv39"; > + reg =3D <1>; > + riscv,isa =3D "rv64imafdc"; > + tlb-split; > + cpu1_intc: interrupt-controller { > + #interrupt-cells =3D <1>; > + compatible =3D "riscv,cpu-intc"; > + interrupt-controller; > + }; > + }; > + cpu2: cpu@2 { > + compatible =3D "sifive,u54-mc", "sifive,rocket0", "riscv"; > + d-cache-block-size =3D <64>; > + d-cache-sets =3D <64>; > + d-cache-size =3D <32768>; > + d-tlb-sets =3D <1>; > + d-tlb-size =3D <32>; > + device_type =3D "cpu"; > + i-cache-block-size =3D <64>; > + i-cache-sets =3D <64>; > + i-cache-size =3D <32768>; > + i-tlb-sets =3D <1>; > + i-tlb-size =3D <32>; > + mmu-type =3D "riscv,sv39"; > + reg =3D <2>; > + riscv,isa =3D "rv64imafdc"; > + tlb-split; > + cpu2_intc: interrupt-controller { > + #interrupt-cells =3D <1>; > + compatible =3D "riscv,cpu-intc"; > + interrupt-controller; > + }; > + }; > + cpu3: cpu@3 { > + compatible =3D "sifive,u54-mc", "sifive,rocket0", "riscv"; > + d-cache-block-size =3D <64>; > + d-cache-sets =3D <64>; > + d-cache-size =3D <32768>; > + d-tlb-sets =3D <1>; > + d-tlb-size =3D <32>; > + device_type =3D "cpu"; > + i-cache-block-size =3D <64>; > + i-cache-sets =3D <64>; > + i-cache-size =3D <32768>; > + i-tlb-sets =3D <1>; > + i-tlb-size =3D <32>; > + mmu-type =3D "riscv,sv39"; > + reg =3D <3>; > + riscv,isa =3D "rv64imafdc"; > + tlb-split; > + cpu3_intc: interrupt-controller { > + #interrupt-cells =3D <1>; > + compatible =3D "riscv,cpu-intc"; > + interrupt-controller; > + }; > + }; > + cpu4: cpu@4 { > + compatible =3D "sifive,u54-mc", "sifive,rocket0", "riscv"; > + d-cache-block-size =3D <64>; > + d-cache-sets =3D <64>; > + d-cache-size =3D <32768>; > + d-tlb-sets =3D <1>; > + d-tlb-size =3D <32>; > + device_type =3D "cpu"; > + i-cache-block-size =3D <64>; > + i-cache-sets =3D <64>; > + i-cache-size =3D <32768>; > + i-tlb-sets =3D <1>; > + i-tlb-size =3D <32>; > + mmu-type =3D "riscv,sv39"; > + reg =3D <4>; > + riscv,isa =3D "rv64imafdc"; > + tlb-split; > + cpu4_intc: interrupt-controller { > + #interrupt-cells =3D <1>; > + compatible =3D "riscv,cpu-intc"; > + interrupt-controller; > + }; > + }; > + }; > + soc { > + #address-cells =3D <2>; > + #size-cells =3D <2>; > + compatible =3D "sifive,fu540-c000", "sifive,fu540", "simple-bus"; > + ranges; > + plic0: interrupt-controller@c000000 { > + #interrupt-cells =3D <1>; > + compatible =3D "sifive,plic-1.0.0"; > + reg =3D <0x0 0xc000000 0x0 0x4000000>; > + riscv,ndev =3D <53>; > + interrupt-controller; > + interrupts-extended =3D < > + &cpu0_intc 0xffffffff > + &cpu1_intc 0xffffffff &cpu1_intc 9 > + &cpu2_intc 0xffffffff &cpu2_intc 9 > + &cpu3_intc 0xffffffff &cpu3_intc 9 > + &cpu4_intc 0xffffffff &cpu4_intc 9>; > + }; > + prci: clock-controller@10000000 { > + compatible =3D "sifive,fu540-c000-prci"; > + reg =3D <0x0 0x10000000 0x0 0x1000>; > + clocks =3D <&hfclk>, <&rtcclk>; > + #clock-cells =3D <1>; > + }; > + uart0: serial@10010000 { > + compatible =3D "sifive,fu540-c000-uart", "sifive,uart0"; > + reg =3D <0x0 0x10010000 0x0 0x1000>; > + interrupt-parent =3D <&plic0>; > + interrupts =3D <4>; > + clocks =3D <&prci PRCI_CLK_TLCLK>; > + status =3D "disabled"; > + }; > + uart1: serial@10011000 { > + compatible =3D "sifive,fu540-c000-uart", "sifive,uart0"; > + reg =3D <0x0 0x10011000 0x0 0x1000>; > + interrupt-parent =3D <&plic0>; > + interrupts =3D <5>; > + clocks =3D <&prci PRCI_CLK_TLCLK>; > + status =3D "disabled"; > + }; > + i2c0: i2c@10030000 { > + compatible =3D "sifive,fu540-c000-i2c", "sifive,i2c0"; > + reg =3D <0x0 0x10030000 0x0 0x1000>; > + interrupt-parent =3D <&plic0>; > + interrupts =3D <50>; > + clocks =3D <&prci PRCI_CLK_TLCLK>; > + reg-shift =3D <2>; > + reg-io-width =3D <1>; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + status =3D "disabled"; > + }; > + qspi0: spi@10040000 { > + compatible =3D "sifive,fu540-c000-spi", "sifive,spi0"; > + reg =3D <0x0 0x10040000 0x0 0x1000 > + 0x0 0x20000000 0x0 0x10000000>; > + interrupt-parent =3D <&plic0>; > + interrupts =3D <51>; > + clocks =3D <&prci PRCI_CLK_TLCLK>; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + status =3D "disabled"; > + }; > + qspi1: spi@10041000 { > + compatible =3D "sifive,fu540-c000-spi", "sifive,spi0"; > + reg =3D <0x0 0x10041000 0x0 0x1000 > + 0x0 0x30000000 0x0 0x10000000>; > + interrupt-parent =3D <&plic0>; > + interrupts =3D <52>; > + clocks =3D <&prci PRCI_CLK_TLCLK>; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + status =3D "disabled"; > + }; > + qspi2: spi@10050000 { > + compatible =3D "sifive,fu540-c000-spi", "sifive,spi0"; > + reg =3D <0x0 0x10050000 0x0 0x1000>; > + interrupt-parent =3D <&plic0>; > + interrupts =3D <6>; > + clocks =3D <&prci PRCI_CLK_TLCLK>; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + status =3D "disabled"; > + }; > + eth0: ethernet@10090000 { > + compatible =3D "sifive,fu540-c000-gem"; > + interrupt-parent =3D <&plic0>; > + interrupts =3D <53>; > + reg =3D <0x0 0x10090000 0x0 0x2000 > + 0x0 0x100a0000 0x0 0x1000>; > + local-mac-address =3D [00 00 00 00 00 00]; > + clock-names =3D "pclk", "hclk"; > + clocks =3D <&prci PRCI_CLK_GEMGXLPLL>, > + <&prci PRCI_CLK_GEMGXLPLL>; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + status =3D "disabled"; > + }; > + pwm0: pwm@10020000 { > + compatible =3D "sifive,fu540-c000-pwm", "sifive,pwm0"; > + reg =3D <0x0 0x10020000 0x0 0x1000>; > + interrupt-parent =3D <&plic0>; > + interrupts =3D <42 43 44 45>; > + clocks =3D <&prci PRCI_CLK_TLCLK>; > + #pwm-cells =3D <3>; > + status =3D "disabled"; > + }; > + pwm1: pwm@10021000 { > + compatible =3D "sifive,fu540-c000-pwm", "sifive,pwm0"; > + reg =3D <0x0 0x10021000 0x0 0x1000>; > + interrupt-parent =3D <&plic0>; > + interrupts =3D <46 47 48 49>; > + clocks =3D <&prci PRCI_CLK_TLCLK>; > + #pwm-cells =3D <3>; > + status =3D "disabled"; > + }; > + > + }; > +}; > =20 > Copied: head/riscv/sifive/hifive-unleashed-a00.dts (from r355185, ven= dor/device-tree/dist/src/riscv/sifive/hifive-unleashed-a00.dts) > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D > --- /dev/null 00:00:00 1970 (empty, because file is newly added) > +++ head/riscv/sifive/hifive-unleashed-a00.dts Thu Nov 28 19:38:57 20= 19 (r355188, copy of r355185, vendor/device-tree/dist/src/riscv/sifive/hifi= ve-unleashed-a00.dts) > @@ -0,0 +1,96 @@ > +// SPDX-License-Identifier: (GPL-2.0 OR MIT) > +/* Copyright (c) 2018-2019 SiFive, Inc */ > + > +#include "fu540-c000.dtsi" > + > +/* Clock frequency (in Hz) of the PCB crystal for rtcclk */ > +#define RTCCLK_FREQ 1000000 > + > +/ { > + #address-cells =3D <2>; > + #size-cells =3D <2>; > + model =3D "SiFive HiFive Unleashed A00"; > + compatible =3D "sifive,hifive-unleashed-a00", "sifive,fu540-c000"; > + > + chosen { > + stdout-path =3D "serial0"; > + }; > + > + cpus { > + timebase-frequency =3D ; > + }; > + > + memory@80000000 { > + device_type =3D "memory"; > + reg =3D <0x0 0x80000000 0x2 0x00000000>; > + }; > + > + soc { > + }; > + > + hfclk: hfclk { > + #clock-cells =3D <0>; > + compatible =3D "fixed-clock"; > + clock-frequency =3D <33333333>; > + clock-output-names =3D "hfclk"; > + }; > + > + rtcclk: rtcclk { > + #clock-cells =3D <0>; > + compatible =3D "fixed-clock"; > + clock-frequency =3D ; > + clock-output-names =3D "rtcclk"; > + }; > +}; > + > +&uart0 { > + status =3D "okay"; > +}; > + > +&uart1 { > + status =3D "okay"; > +}; > + > +&i2c0 { > + status =3D "okay"; > +}; > + > +&qspi0 { > + status =3D "okay"; > + flash@0 { > + compatible =3D "issi,is25wp256", "jedec,spi-nor"; > + reg =3D <0>; > + spi-max-frequency =3D <50000000>; > + m25p,fast-read; > + spi-tx-bus-width =3D <4>; > + spi-rx-bus-width =3D <4>; > + }; > +}; > + > +&qspi2 { > + status =3D "okay"; > + mmc@0 { > + compatible =3D "mmc-spi-slot"; > + reg =3D <0>; > + spi-max-frequency =3D <20000000>; > + voltage-ranges =3D <3300 3300>; > + disable-wp; > + }; > +}; > + > +ð0 { > + status =3D "okay"; > + phy-mode =3D "gmii"; > + phy-handle =3D <&phy0>; > + phy0: ethernet-phy@0 { > + reg =3D <0>; > + }; > +}; > + > +&pwm0 { > + status =3D "okay"; > +}; > + > +&pwm1 { > + status =3D "okay"; > +}; > =20 --=20 Emmanuel Vadot