From owner-cvs-src-old@FreeBSD.ORG Sat Mar 26 02:02:23 2011 Return-Path: Delivered-To: cvs-src-old@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id E2EAF1065676 for ; Sat, 26 Mar 2011 02:02:23 +0000 (UTC) (envelope-from jkim@FreeBSD.org) Received: from repoman.freebsd.org (repoman.freebsd.org [IPv6:2001:4f8:fff6::29]) by mx1.freebsd.org (Postfix) with ESMTP id D1B088FC1D for ; Sat, 26 Mar 2011 02:02:23 +0000 (UTC) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.14.4/8.14.4) with ESMTP id p2Q22NV4021432 for ; Sat, 26 Mar 2011 02:02:23 GMT (envelope-from jkim@repoman.freebsd.org) Received: (from svn2cvs@localhost) by repoman.freebsd.org (8.14.4/8.14.4/Submit) id p2Q22NAN021431 for cvs-src-old@freebsd.org; Sat, 26 Mar 2011 02:02:23 GMT (envelope-from jkim@repoman.freebsd.org) Message-Id: <201103260202.p2Q22NAN021431@repoman.freebsd.org> X-Authentication-Warning: repoman.freebsd.org: svn2cvs set sender to jkim@repoman.freebsd.org using -f From: Jung-uk Kim Date: Sat, 26 Mar 2011 02:02:07 +0000 (UTC) To: cvs-src-old@freebsd.org X-FreeBSD-CVS-Branch: HEAD Subject: cvs commit: src/sys/amd64/amd64 identcpu.c initcpu.c src/sys/i386/i386 identcpu.c initcpu.c X-BeenThere: cvs-src-old@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: **OBSOLETE** CVS commit messages for the src tree List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Sat, 26 Mar 2011 02:02:24 -0000 jkim 2011-03-26 02:02:07 UTC FreeBSD src repository Modified files: sys/amd64/amd64 identcpu.c initcpu.c sys/i386/i386 identcpu.c initcpu.c Log: SVN rev 220018 on 2011-03-26 02:02:07Z by jkim Improve CPU identifications of various IDT/Centaur/VIA, Rise and Transmeta CPUs. These CPUs need explicit MSR configuration to expose ceratin CPU capabilities (e.g., CMPXCHG8B) to work around compatibility issues with ancient software. Unfortunately, Rise mP6 does not set the CX8 bit in CPUID and there is no MSR to expose the feature although all mP6 processors are capable of CMPXCHG8B according to datasheets I found from the Net. Clean up and simplify VIA PadLock detection while I am in the neighborhood. Revision Changes Path 1.188 +2 -20 src/sys/amd64/amd64/identcpu.c 1.61 +22 -49 src/sys/amd64/amd64/initcpu.c 1.218 +19 -21 src/sys/i386/i386/identcpu.c 1.70 +102 -62 src/sys/i386/i386/initcpu.c