From owner-p4-projects@FreeBSD.ORG Tue Mar 4 11:34:24 2008 Return-Path: Delivered-To: p4-projects@freebsd.org Received: by hub.freebsd.org (Postfix, from userid 32767) id 7E9E81065674; Tue, 4 Mar 2008 11:34:24 +0000 (UTC) Delivered-To: perforce@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 3DF0D1065670 for ; Tue, 4 Mar 2008 11:34:24 +0000 (UTC) (envelope-from rrs@cisco.com) Received: from repoman.freebsd.org (repoman.freebsd.org [IPv6:2001:4f8:fff6::29]) by mx1.freebsd.org (Postfix) with ESMTP id 394928FC13 for ; Tue, 4 Mar 2008 11:34:24 +0000 (UTC) (envelope-from rrs@cisco.com) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.14.1/8.14.1) with ESMTP id m24BYOZv088985 for ; Tue, 4 Mar 2008 11:34:24 GMT (envelope-from rrs@cisco.com) Received: (from perforce@localhost) by repoman.freebsd.org (8.14.1/8.14.1/Submit) id m24BYO62088983 for perforce@freebsd.org; Tue, 4 Mar 2008 11:34:24 GMT (envelope-from rrs@cisco.com) Date: Tue, 4 Mar 2008 11:34:24 GMT Message-Id: <200803041134.m24BYO62088983@repoman.freebsd.org> X-Authentication-Warning: repoman.freebsd.org: perforce set sender to rrs@cisco.com using -f From: "Randall R. Stewart" To: Perforce Change Reviews Cc: Subject: PERFORCE change 136804 for review X-BeenThere: p4-projects@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: p4 projects tree changes List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 04 Mar 2008 11:34:25 -0000 http://perforce.freebsd.org/chv.cgi?CH=136804 Change 136804 by rrs@rrs-mips2-jnpr on 2008/03/04 11:33:41 PG_XXX -> PTE_XXX Affected files ... .. //depot/projects/mips2-jnpr/src/sys/mips/mips/tlb.S#8 edit Differences ... ==== //depot/projects/mips2-jnpr/src/sys/mips/mips/tlb.S#8 (text+ko) ==== @@ -280,7 +280,7 @@ mfc0 v1, COP_0_STATUS_REG # Save the status register. mtc0 zero, COP_0_STATUS_REG # Disable interrupts ITLBNOPFIX - li v0, (PG_HVPN | PG_ASID) + li v0, (PTE_HVPN | PTE_ASID) and a0, a0, v0 # Make shure valid hi value. _MFC0 t0, COP_0_TLB_HI # Get current PID mfc0 t3, COP_0_TLB_PG_MASK # Save current pgMask @@ -333,11 +333,11 @@ mtc0 zero, COP_0_STATUS_REG # Disable interrupts ITLBNOPFIX and t1, a0, 0x1000 # t1 = Even/Odd flag - li v0, (PG_HVPN | PG_ASID) + li v0, (PTE_HVPN | PTE_ASID) and a0, a0, v0 _MFC0 t0, COP_0_TLB_HI # Save current PID _MTC0 a0, COP_0_TLB_HI # Init high reg - and a2, a1, PG_G # Copy global bit + and a2, a1, PTE_G # Copy global bit MIPS_CPU_NOP_DELAY tlbp # Probe for the entry. _SLL a1, a1, WIRED_SHIFT @@ -483,7 +483,7 @@ tlbr # obtain an entry MIPS_CPU_NOP_DELAY _MFC0 a0, COP_0_TLB_LO1 - and a0, a0, PG_G # check to see it has G bit + and a0, a0, PTE_G # check to see it has G bit bnez a0, 2f nop