From owner-freebsd-hackers Fri Aug 23 23:51:36 1996 Return-Path: owner-hackers Received: (from root@localhost) by freefall.freebsd.org (8.7.5/8.7.3) id XAA10045 for hackers-outgoing; Fri, 23 Aug 1996 23:51:36 -0700 (PDT) Received: from irz301.inf.tu-dresden.de (irz301.inf.tu-dresden.de [141.76.1.11]) by freefall.freebsd.org (8.7.5/8.7.3) with SMTP id XAA09986 for ; Fri, 23 Aug 1996 23:51:27 -0700 (PDT) Received: from sax.sax.de (sax.sax.de [193.175.26.33]) by irz301.inf.tu-dresden.de (8.6.12/8.6.12-s1) with ESMTP id IAA15057; Sat, 24 Aug 1996 08:51:16 +0200 Received: (from uucp@localhost) by sax.sax.de (8.6.12/8.6.12-s1) with UUCP id IAA15701; Sat, 24 Aug 1996 08:51:16 +0200 Received: (from j@localhost) by uriah.heep.sax.de (8.7.5/8.6.9) id IAA08864; Sat, 24 Aug 1996 08:25:01 +0200 (MET DST) From: J Wunsch Message-Id: <199608240625.IAA08864@uriah.heep.sax.de> Subject: Re: Triton II chipsets To: freebsd-hackers@freebsd.org (FreeBSD hackers) Date: Sat, 24 Aug 1996 08:25:01 +0200 (MET DST) Cc: brianc@pobox.com Reply-To: joerg_wunsch@uriah.heep.sax.de (Joerg Wunsch) In-Reply-To: <199608240138.VAA00256@ottawa.net> from Brian Campbell at "Aug 23, 96 09:38:01 pm" X-Phone: +49-351-2012 669 X-PGP-Fingerprint: DC 47 E6 E4 FF A6 E9 8F 93 21 E0 7D F9 12 D6 4E X-Mailer: ELM [version 2.4ME+ PL17 (25)] MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Sender: owner-hackers@freebsd.org X-Loop: FreeBSD.org Precedence: bulk As Brian Campbell wrote: > I'm running on a Triton II VX chipset and wanted the chipset probe to > recognize and display my chipset. Something like this? uriah /kernel: chip0 rev 1 on pci0:0 uriah /kernel: DRAM ECC/Parity: ECC, ECC Test disabled, uriah /kernel: Shutdown to Port 92 disabled, Dual Processor NA# disabled, uriah /kernel: Peer Concurrency enabled, SERR# Output Type: Open drain output, uriah /kernel: Global TXC enabled uriah /kernel: Cache: 512K dual-bank pipelined-burst, NA Disable: disabled, uriah /kernel: Extended Cacheability disabled, SCFMI disabled, L1 enabled uriah /kernel: Speculative Leadoff disabled, Turn-around Insertion disabled, uriah /kernel: Memory Address Drive Strength: 8mA/8mA, 64 Mbit mode disabled uriah /kernel: Hole: None, EDO Detect mode disabled, uriah /kernel: DRAM Refrest Rate 66Mhz uriah /kernel: Turbo Read Leadoff disabled, uriah /kernel: DRAM Read Burst Timing: x-3-3-3/x-4-4-4, uriah /kernel: DRAM Write Burst Timing: x-3-3-3, uriah /kernel: Fast RAS to CAS Delay: 3 clocks, uriah /kernel: DRAM leadoff Timing: Read 7, Write 6, Precharge 4, Refresh 5 uriah /kernel: chip1 rev 0 on pci0:7:0 uriah /kernel: DMA Reserved Page Register Aliasing disabled uriah /kernel: 8-Bit I/O Recovery: disabled uriah /kernel: I/O Recovery Timing: 8-bit 3.5 clocks, 16-bit 3.5 clocks uriah /kernel: APIC Chip Select: disabled uriah /kernel: Extended BIOS: disabled uriah /kernel: Lower BIOS: enabled uriah /kernel: Coprocessor IRQ13: enabled uriah /kernel: Mouse IRQ12: disabled uriah /kernel: BIOSCS# Write Protect: disabled uriah /kernel: Keyboard Controller Address Location: enabled uriah /kernel: RTC Address Location: enabled uriah /kernel: Interrupt Routing: A: IRQ11, B: IRQ10, C: IRQ12, D: disabled uriah /kernel: MB0: disabled, MB1: The patch has been posted to -hackers (or -current, i eventually forgot) some days ago, but i haven't heard anything back. If the author is happy with it now, we can commit it to the sources. -- cheers, J"org joerg_wunsch@uriah.heep.sax.de -- http://www.sax.de/~joerg/ -- NIC: JW11-RIPE Never trust an operating system you don't have sources for. ;-)