Skip site navigation (1)Skip section navigation (2)
Date:      Tue, 10 Jan 2012 22:37:19 +0100
From:      Luigi Rizzo <rizzo@iet.unipi.it>
To:        FreeBSD current <freebsd-current@FreeBSD.org>
Subject:   memory barriers in bus_dmamap_sync() ?
Message-ID:  <20120110213719.GA92799@onelab2.iet.unipi.it>

next in thread | raw e-mail | index | archive | help
I was glancing through manpages and implementations of bus_dma(9)
and i am a bit unclear on what this API (in particular, bus_dmamap_sync() )
does in terms of memory barriers.

I see that the x86/amd64 and ia64 code only does the bounce buffers.
The mips seems to do some coherency-related calls.

How do we guarantee, say, that a recently built packet is
to memory before issuing the tx command to the NIC ?

cheers
luigi



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?20120110213719.GA92799>