From owner-p4-projects@FreeBSD.ORG Thu Feb 14 18:34:22 2008 Return-Path: Delivered-To: p4-projects@freebsd.org Received: by hub.freebsd.org (Postfix, from userid 32767) id 871FD16A421; Thu, 14 Feb 2008 18:34:22 +0000 (UTC) Delivered-To: perforce@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 346FA16A41A for ; Thu, 14 Feb 2008 18:34:22 +0000 (UTC) (envelope-from rrs@cisco.com) Received: from repoman.freebsd.org (repoman.freebsd.org [IPv6:2001:4f8:fff6::29]) by mx1.freebsd.org (Postfix) with ESMTP id 3696F13C469 for ; Thu, 14 Feb 2008 18:34:22 +0000 (UTC) (envelope-from rrs@cisco.com) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.14.1/8.14.1) with ESMTP id m1EIYMX7013294 for ; Thu, 14 Feb 2008 18:34:22 GMT (envelope-from rrs@cisco.com) Received: (from perforce@localhost) by repoman.freebsd.org (8.14.1/8.14.1/Submit) id m1EIYLF6013291 for perforce@freebsd.org; Thu, 14 Feb 2008 18:34:21 GMT (envelope-from rrs@cisco.com) Date: Thu, 14 Feb 2008 18:34:21 GMT Message-Id: <200802141834.m1EIYLF6013291@repoman.freebsd.org> X-Authentication-Warning: repoman.freebsd.org: perforce set sender to rrs@cisco.com using -f From: "Randall R. Stewart" To: Perforce Change Reviews Cc: Subject: PERFORCE change 135391 for review X-BeenThere: p4-projects@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: p4 projects tree changes List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 14 Feb 2008 18:34:22 -0000 http://perforce.freebsd.org/chv.cgi?CH=135391 Change 135391 by rrs@rrs-mips2-jnpr on 2008/02/14 18:33:29 Assure that when we hit an excpetion we DO get the right SX/UX bits set for Octeon. Affected files ... .. //depot/projects/mips2-jnpr/src/sys/mips/mips/exception.S#15 edit Differences ... ==== //depot/projects/mips2-jnpr/src/sys/mips/mips/exception.S#15 (text+ko) ==== @@ -59,6 +59,7 @@ #include #include #include +#include #include #include "assym.s" @@ -264,6 +265,7 @@ mfc0 a0, COP_0_STATUS_REG ;\ li a2, ~(SR_INT_ENAB | SR_EXL | SR_KSU_MASK) ;\ and a0, a0, a2 ;\ + or a0, a0, (MIPS_SR_KX | MIPS_SR_SX | MIPS_SR_UX) ; \ mtc0 a0, COP_0_STATUS_REG #else #define CLEAR_STATUS \ @@ -471,6 +473,9 @@ la gp, _C_LABEL(_gp) # switch to kernel GP # Turn off fpu and enter kernel mode and t0, a0, ~(SR_COP_1_BIT | SR_EXL | SR_KSU_MASK | SR_INT_ENAB) +#ifdef TARGET_OCTEON + or t0, t0, (MIPS_SR_KX | MIPS_SR_SX | MIPS_SR_UX) +#endif mtc0 t0, COP_0_STATUS_REG addu a0, k1, U_PCB_REGS ITLBNOPFIX