From owner-cvs-src@FreeBSD.ORG Thu Oct 20 14:28:45 2005 Return-Path: X-Original-To: cvs-src@freebsd.org Delivered-To: cvs-src@freebsd.org Received: from mx1.FreeBSD.org (mx1.freebsd.org [216.136.204.125]) by hub.freebsd.org (Postfix) with ESMTP id 28EB816A424; Thu, 20 Oct 2005 14:28:45 +0000 (GMT) (envelope-from jhb@freebsd.org) Received: from mv.twc.weather.com (mv.twc.weather.com [65.212.71.225]) by mx1.FreeBSD.org (Postfix) with ESMTP id 68AF643D70; Thu, 20 Oct 2005 14:28:43 +0000 (GMT) (envelope-from jhb@freebsd.org) Received: from [10.50.41.234] (Not Verified[10.50.41.234]) by mv.twc.weather.com with NetIQ MailMarshal (v6, 0, 3, 8) id ; Thu, 20 Oct 2005 10:44:30 -0400 From: John Baldwin To: Bruce Evans Date: Thu, 20 Oct 2005 09:58:07 -0400 User-Agent: KMail/1.8.2 References: <200510172310.j9HNAVPL013057@repoman.freebsd.org> <4355080C.302@samsco.org> <20051020145234.H99720@delplex.bde.org> In-Reply-To: <20051020145234.H99720@delplex.bde.org> MIME-Version: 1.0 Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: 7bit Content-Disposition: inline Message-Id: <200510200958.09182.jhb@freebsd.org> Cc: Scott Long , src-committers@freebsd.org, Andrew Gallatin , cvs-src@freebsd.org, cvs-all@freebsd.org, David Xu Subject: Re: cvs commit: src/sys/amd64/amd64 cpu_switch.S machdep.c X-BeenThere: cvs-src@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: CVS commit messages for the src tree List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 20 Oct 2005 14:28:45 -0000 On Thursday 20 October 2005 01:45 am, Bruce Evans wrote: > On Tue, 18 Oct 2005, Scott Long wrote: > I use 100 and never downgraded to use 1000 except for testing how bad > it is. The default number is now up to * 2 * HZ. > E.g., it is 4000 on sledge.freebsd.org. While 4000 interrupts/sec can > be handled easily by any new machine, 4000 is a disgustingly large > number to use for clock interrupts. Have a look at vmstat -i output > on almost any machine. On most machines in the freebsd cluster, the > total number of interrupts is dominated by clock interrupts even with > HZ = 100. Note that on 4.x you don't get to see the interrupt counts for the hz + stathz * (cpus - 1) IPIs for all the clock interrupts, so in real numbers, each CPU has gone from hz + stathz to hz * 2 interrupts. However, the higher number is offset by the fact that the interrupt handler for the lapic case doesn't have to touch any hardware, and it also works much more reliably (getting irq0 to work in APIC mode on some amd64 nvidia chipsets required several quirks, and future motherboards will probably continue to require quirks since Windows uses the APIC timer in APIC mode and doesn't require irq0 to work in APIC mode). -- John Baldwin <>< http://www.FreeBSD.org/~jhb/ "Power Users Use the Power to Serve" = http://www.FreeBSD.org