Date: Sun, 19 Jan 2003 12:51:08 -0800 (PST) From: John Polstra <jdp@polstra.com> To: sparc@freebsd.org Subject: Re: Sparc64 floating point questions Message-ID: <200301192051.h0JKp8v9053859@vashon.polstra.com> In-Reply-To: <200301192049.h0JKnMwq053849@vashon.polstra.com> References: <XFMail.20030114144825.jdp@polstra.com> <200301150047.h0F0lNFc037477@vashon.polstra.com> <20030118223026.GJ70151@dragon.nuxi.com> <200301192049.h0JKnMwq053849@vashon.polstra.com>
next in thread | previous in thread | raw e-mail | index | archive | help
In article <200301192049.h0JKnMwq053849@vashon.polstra.com>, John Polstra <jdp@polstra.com> wrote: > In article <20030118223026.GJ70151@dragon.nuxi.com>, > David O'Brien <obrien@FreeBSD.ORG> wrote: > > On Tue, Jan 14, 2003 at 04:47:23PM -0800, John Polstra wrote: > > > I don't know much about Sparc machines. But it sounds like there > > > exist 64-bit Sparcs which are not UltraSPARCs. So I'd better do it > > > the most general way. > > > > I'd have to stretch my brain to be sure about that (maybe the Fujitsu > > HAL?). For FreeBSD's purposes, you should assume that all 64-bit Sparcs > > are UltraSPARC's. That is certainly how I have the toolchain configured. > > I'll take your word for it. Like I said, I don't know anything about > the various SPARC models. > > I think I'd still better stick with saving the %gN registers I meant the %qN registers. > individually. Since the UltraSPARC-specific code that Thomas > described works a cache line at a time, I suspect that the save area > has to be 64-byte aligned. I don't currently have a way to ensure > that inside the M3 runtime. -- John Polstra John D. Polstra & Co., Inc. Seattle, Washington USA "Disappointment is a good sign of basic intelligence." -- Chögyam Trungpa To Unsubscribe: send mail to majordomo@FreeBSD.org with "unsubscribe freebsd-sparc" in the body of the message
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200301192051.h0JKp8v9053859>