From owner-freebsd-arch@FreeBSD.ORG Mon Aug 18 20:13:33 2014 Return-Path: Delivered-To: arch@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:1900:2254:206a::19:1]) (using TLSv1 with cipher ADH-AES256-SHA (256/256 bits)) (No client certificate requested) by hub.freebsd.org (Postfix) with ESMTPS id 2258A1AA; Mon, 18 Aug 2014 20:13:33 +0000 (UTC) Received: from alto.onthenet.com.au (alto.OntheNet.com.au [203.13.68.12]) by mx1.freebsd.org (Postfix) with ESMTP id D6385313F; Mon, 18 Aug 2014 20:13:32 +0000 (UTC) Received: from dommail.onthenet.com.au (dommail.OntheNet.com.au [203.13.70.57]) by alto.onthenet.com.au (Postfix) with ESMTPS id 875C11245D; Tue, 19 Aug 2014 06:13:24 +1000 (EST) Received: from Peter-Grehans-MacBook-Pro-2.local ([64.245.0.210]) by dommail.onthenet.com.au (MOS 4.4.4-GA) with ESMTP id BXU20151 (AUTH peterg@ptree32.com.au); Tue, 19 Aug 2014 06:13:23 +1000 Message-ID: <53F25E60.5050109@freebsd.org> Date: Mon, 18 Aug 2014 13:13:20 -0700 From: Peter Grehan User-Agent: Mozilla/5.0 (Macintosh; Intel Mac OS X 10.6; rv:24.0) Gecko/20100101 Thunderbird/24.6.0 MIME-Version: 1.0 To: alc@freebsd.org, Konstantin Belousov Subject: Re: superpages for UMA References: <53F215A9.8010708@FreeBSD.org> <20140818183925.GP2737@kib.kiev.ua> In-Reply-To: Content-Type: text/plain; charset=ISO-8859-1; format=flowed Content-Transfer-Encoding: 7bit Cc: arch@freebsd.org, Gleb Smirnoff , "Alexander V. Chernikov" , "Andrey V. Elsukov" X-BeenThere: freebsd-arch@freebsd.org X-Mailman-Version: 2.1.18-1 Precedence: list List-Id: Discussion related to FreeBSD architecture List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 18 Aug 2014 20:13:33 -0000 > Newer Intel CPUs have more entries, and AMD CPUs have long (since > Barcelona) had more. In particular, they allow 2 MB page mappings to be > cached in a larger L2 TLB. Nowadays, the trouble is with the 1 GB pages. > A lot of CPUs still only support an 8 entry, 1 level TLB for 1 GB pages. There are new(ish) ones effectively without 1GB pages. From the "Software Optimization Guide for AMD Family 16h Processors" "Smashing" ... "when the Family 16h processor encounters a 1-Gbyte page size, it will smash translations of that 1-Gbyte region into 2-Mbyte TLB entries, each of which translates a 2-Mbyte region of the 1-Gbyte page." later, Peter.