From owner-freebsd-arm@freebsd.org Wed Nov 29 22:22:58 2017 Return-Path: Delivered-To: freebsd-arm@mailman.ysv.freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:1900:2254:206a::19:1]) by mailman.ysv.freebsd.org (Postfix) with ESMTP id E25D0DEBA45 for ; Wed, 29 Nov 2017 22:22:58 +0000 (UTC) (envelope-from bugzilla-noreply@freebsd.org) Received: from kenobi.freebsd.org (kenobi.freebsd.org [IPv6:2001:1900:2254:206a::16:76]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (Client did not present a certificate) by mx1.freebsd.org (Postfix) with ESMTPS id D0B3F6746D for ; Wed, 29 Nov 2017 22:22:58 +0000 (UTC) (envelope-from bugzilla-noreply@freebsd.org) Received: from bugs.freebsd.org ([127.0.1.118]) by kenobi.freebsd.org (8.15.2/8.15.2) with ESMTP id vATMMwZl071953 for ; Wed, 29 Nov 2017 22:22:58 GMT (envelope-from bugzilla-noreply@freebsd.org) From: bugzilla-noreply@freebsd.org To: freebsd-arm@FreeBSD.org Subject: [Bug 223977] UBLDR network packets not aligned to DCACHE in ARMv7. Date: Wed, 29 Nov 2017 22:22:58 +0000 X-Bugzilla-Reason: AssignedTo X-Bugzilla-Type: new X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: Base System X-Bugzilla-Component: arm X-Bugzilla-Version: 11.1-RELEASE X-Bugzilla-Keywords: X-Bugzilla-Severity: Affects Some People X-Bugzilla-Who: parakleta@darkreality.org X-Bugzilla-Status: New X-Bugzilla-Resolution: X-Bugzilla-Priority: --- X-Bugzilla-Assigned-To: freebsd-arm@FreeBSD.org X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: bug_id short_desc product version rep_platform op_sys bug_status bug_severity priority component assigned_to reporter Message-ID: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: https://bugs.freebsd.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 X-BeenThere: freebsd-arm@freebsd.org X-Mailman-Version: 2.1.25 Precedence: list List-Id: "Porting FreeBSD to ARM processors." List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Wed, 29 Nov 2017 22:22:59 -0000 https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=3D223977 Bug ID: 223977 Summary: UBLDR network packets not aligned to DCACHE in ARMv7. Product: Base System Version: 11.1-RELEASE Hardware: arm OS: Any Status: New Severity: Affects Some People Priority: --- Component: arm Assignee: freebsd-arm@FreeBSD.org Reporter: parakleta@darkreality.org In the file `sys/boot/uboot/lib/libuboot.h:47` it says: #define PKTALIGN 32 Unfortunately this causes an error "CACHE: Misaligned operation at range [x= xx, xxx]" since this is not enough to aligned to the data cache in ARMv7 cpus (= such as the AM335x). This value should be changed to reflect the setting in U-B= oot of `CONFIG_SYS_CACHELINE_SIZE` which is determined by `SYS_CACHE_SHIFT_X` define in the U-Boot file `arch/arm/Kconfig`. I have temporarily changed the line to: #define PKTALIGN 64 This change may be sufficient given that the block of memory being aligned = is `ETHER_MAX_LEN` in size (so 1518 bytes) this only wastes ~2% storage. This will fail however for CPUs with a CACHELINE_SIZE of 128 (currently only lis= ted as the ThunderX and the Uniphier). --=20 You are receiving this mail because: You are the assignee for the bug.=