From owner-svn-soc-all@freebsd.org  Mon Aug 31 08:08:43 2015
Return-Path: <owner-svn-soc-all@freebsd.org>
Delivered-To: svn-soc-all@mailman.ysv.freebsd.org
Received: from mx1.freebsd.org (mx1.freebsd.org
 [IPv6:2001:1900:2254:206a::19:1])
 by mailman.ysv.freebsd.org (Postfix) with ESMTP id 82EF39C6B29
 for <svn-soc-all@mailman.ysv.freebsd.org>;
 Mon, 31 Aug 2015 08:08:43 +0000 (UTC)
 (envelope-from mihai@FreeBSD.org)
Received: from socsvn.freebsd.org (socsvn.freebsd.org
 [IPv6:2001:1900:2254:206a::50:2])
 (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
 (Client did not present a certificate)
 by mx1.freebsd.org (Postfix) with ESMTPS id 59B071CE1
 for <svn-soc-all@FreeBSD.org>; Mon, 31 Aug 2015 08:08:43 +0000 (UTC)
 (envelope-from mihai@FreeBSD.org)
Received: from socsvn.freebsd.org ([127.0.1.124])
 by socsvn.freebsd.org (8.15.2/8.15.2) with ESMTP id t7V88hqE049475
 for <svn-soc-all@FreeBSD.org>; Mon, 31 Aug 2015 08:08:43 GMT
 (envelope-from mihai@FreeBSD.org)
Received: (from www@localhost)
 by socsvn.freebsd.org (8.15.2/8.15.2/Submit) id t7V88gdC049473
 for svn-soc-all@FreeBSD.org; Mon, 31 Aug 2015 08:08:42 GMT
 (envelope-from mihai@FreeBSD.org)
Date: Mon, 31 Aug 2015 08:08:42 GMT
Message-Id: <201508310808.t7V88gdC049473@socsvn.freebsd.org>
X-Authentication-Warning: socsvn.freebsd.org: www set sender to
 mihai@FreeBSD.org using -f
From: mihai@FreeBSD.org
To: svn-soc-all@FreeBSD.org
Subject: socsvn commit: r290377 -
 soc2015/mihai/bhyve-on-arm-head/sys/boot/fdt/dts/arm
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
X-BeenThere: svn-soc-all@freebsd.org
X-Mailman-Version: 2.1.20
Precedence: list
List-Id: SVN commit messages for the entire Summer of Code repository
 <svn-soc-all.freebsd.org>
List-Unsubscribe: <https://lists.freebsd.org/mailman/options/svn-soc-all>,
 <mailto:svn-soc-all-request@freebsd.org?subject=unsubscribe>
List-Archive: <http://lists.freebsd.org/pipermail/svn-soc-all/>
List-Post: <mailto:svn-soc-all@freebsd.org>
List-Help: <mailto:svn-soc-all-request@freebsd.org?subject=help>
List-Subscribe: <https://lists.freebsd.org/mailman/listinfo/svn-soc-all>,
 <mailto:svn-soc-all-request@freebsd.org?subject=subscribe>
X-List-Received-Date: Mon, 31 Aug 2015 08:08:43 -0000

Author: mihai
Date: Mon Aug 31 08:08:42 2015
New Revision: 290377
URL: http://svnweb.FreeBSD.org/socsvn/?view=rev&rev=290377

Log:
  sys: boot: fdt: dts: arm: fvp_ve-cortex_a15x1.dts: improve interrupts with info about SPI/PPI and trigger type

Modified:
  soc2015/mihai/bhyve-on-arm-head/sys/boot/fdt/dts/arm/fvp_ve-cortex_a15x1.dts

Modified: soc2015/mihai/bhyve-on-arm-head/sys/boot/fdt/dts/arm/fvp_ve-cortex_a15x1.dts
==============================================================================
--- soc2015/mihai/bhyve-on-arm-head/sys/boot/fdt/dts/arm/fvp_ve-cortex_a15x1.dts	Mon Aug 31 08:05:38 2015	(r290376)
+++ soc2015/mihai/bhyve-on-arm-head/sys/boot/fdt/dts/arm/fvp_ve-cortex_a15x1.dts	Mon Aug 31 08:08:42 2015	(r290377)
@@ -43,16 +43,20 @@
 	gic: interrupt-controller@2c001000 {
 		compatible = "arm,cortex-a15-gic";
 		interrupt-controller;
-		#interrupt-cells = <1>;
+		#interrupt-cells = <3>;
 		reg = <0x2c001000 0x1000>,
 		      <0x2c002000 0x2000>,
 		      <0x2c004000 0x2000>,
 		      <0x2c006000 0x2000>;
+		interrupts = <1 9 0x8>;
 	};
 	generic_timer {
 		compatible = "arm,armv7-timer";
 		clock-frequency = <24000000>;
-		interrupts = < 29 30 27 26 >;
+		interrupts = <1 13 0x4>,
+			     <1 14 0x4>,
+			     <1 11 0x4>,
+			     <1 10 0x4>;
 		interrupt-parent = <&gic>;
 		};
 
@@ -60,41 +64,41 @@
 		compatible = "arm,pl011", "arm,primecell";
 		reg = <0x1c090000 0x1000>;
 		interrupt-parent=<&gic>;
-		interrupts = <37>;
+		interrupts = <0 5 0x4>;
 	};
 
 	v2m_serial1: uart@1c0a0000 {
 		compatible = "arm,pl011", "arm,primecell";
 		reg = <0x1c0a0000 0x1000>;
 		interrupt-parent=<&gic>;
-		interrupts = <38>;
+		interrupts = <0 6 0x4>;
 	};
 
 	v2m_serial2: uart@1c0b0000 {
 		compatible = "arm,pl011", "arm,primecell";
 		reg = <0x1c0b0000 0x1000>;
 		interrupt-parent=<&gic>;
-		interrupts = <39>;
+		interrupts = <0 7 0x4>;
 	};
 
 	v2m_serial3: uart@1c0c0000 {
 		compatible = "arm,pl011", "arm,primecell";
 		reg = <0x1c0c0000 0x1000>;
 		interrupt-parent=<&gic>;
-		interrupts = <40>;
+		interrupts = <0 8 0x4>;
 	};
 	v2m_timer01: timer@1c110000 {
 		compatible = "arm,sp804", "arm,primecell";
 		reg = <0x1c110000 0x1000>;
 		interrupt-parent=<&gic>;
-		interrupts = <34>;
+		interrupts = <0 2 0x4>;
 	};
 
 	v2m_timer23: timer@1c120000 {
 		compatible = "arm,sp804", "arm,primecell";
 		reg = <0x1c120000 0x1000>;
 		interrupt-parent=<&gic>;
-		interrupts = <35>;
+		interrupts = <0 3 0x4>;
 	};
 };