From owner-freebsd-isp  Wed Feb 26 10:48:00 1997
Return-Path: <owner-isp>
Received: (from root@localhost)
          by freefall.freebsd.org (8.8.5/8.8.5) id KAA25053
          for isp-outgoing; Wed, 26 Feb 1997 10:48:00 -0800 (PST)
Received: from usr06.primenet.com (root@usr06.primenet.com [206.165.5.106])
          by freefall.freebsd.org (8.8.5/8.8.5) with ESMTP id KAA25033;
          Wed, 26 Feb 1997 10:47:52 -0800 (PST)
Received: from primenet.com (root@mailhost01.primenet.com [206.165.5.52])
	by usr06.primenet.com (8.8.5/8.8.5) with ESMTP id LAA16869;
	Wed, 26 Feb 1997 11:45:26 -0700 (MST)
Received: from conceptual.com (consys.com [207.218.17.187])
	by primenet.com (8.8.5/8.8.5) with ESMTP id LAA03159;
	Wed, 26 Feb 1997 11:45:19 -0700 (MST)
Received: from conceptual.com (localhost [127.0.0.1]) by conceptual.com (8.8.5/8.6.9) with ESMTP id LAA02550; Wed, 26 Feb 1997 11:45:07 -0700 (MST)
Message-Id: <199702261845.LAA02550@conceptual.com>
X-Mailer: exmh version 2.0gamma 1/27/96
To: "Michael L. VanLoon -- HeadCandy.com" <michaelv@MindBender.serv.net>
cc: Vincent Poy <vince@mail.mcestate.com>, Tom Samplonius <tom@sdf.com>,
        "Vnotchenko S.S." <sergey@extech.msk.su>, freebsd-isp@FreeBSD.ORG,
        freebsd-hackers@FreeBSD.ORG
Subject: Re: [H] Optimal computer for FreeBSD 
In-reply-to: Your message of "Wed, 26 Feb 1997 08:13:12 PST."
             <199702261613.IAA03753@MindBender.serv.net> 
Mime-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Date: Wed, 26 Feb 1997 11:45:07 -0700
From: "Russell L. Carter" <rcarter@consys.com>
Sender: owner-isp@FreeBSD.ORG
X-Loop: FreeBSD.org
Precedence: bulk

> 
> >> >  Always use parity RAM on servers, especially if you are buying
> >> >everything from scratch.
> >> >  EDO doesn't give you much of a improvement if your motherboard supports
> >> >pipeline-burst-cache.
> 
> >> My guess is that it doesn't, since the cache is built into the CPU...
> >> :-)
> 
> >	Actually, from what Rodney Grimes had told me, the cache built
> >into the CPU is the L1 (Level 1) cache while the L2 cache is the cache on
> >the motherboard, with Pipeline Burst Caching, it will give like the same
> 
> Nope, you are completely wrong.  Go read the specs for yourself
> sometime.  You can find them at http://www.intel.com/.

Look guys, the only chip that has PB-SRAM is P5, and for *that* chip
the original comment is correct.  And Rodney is correct.  And Michael
is correct, for P6.

Sheesh!

Anyway, I don't think EDO gives you much for P6 either, and all the ASUS
motherboards I've seen in the last 6 months for P5 and P6 support ECC
if you have parity RAM, which is a big win for a server if it works.

Later,
Russell