Skip site navigation (1)Skip section navigation (2)
Date:      Tue, 03 Oct 2023 14:09:40 +0000
From:      bugzilla-noreply@freebsd.org
To:        ports-bugs@FreeBSD.org
Subject:   [Bug 274243] [NEW PORT] cad/yosys-ghdl-plugin
Message-ID:  <bug-274243-7788@https.bugs.freebsd.org/bugzilla/>

next in thread | raw e-mail | index | archive | help
https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=3D274243

            Bug ID: 274243
           Summary: [NEW PORT] cad/yosys-ghdl-plugin
           Product: Ports & Packages
           Version: Latest
          Hardware: Any
               URL: https://github.com/ghdl/ghdl-yosys-plugin
                OS: Any
            Status: New
          Severity: Affects Only Me
          Priority: ---
         Component: Individual Port(s)
          Assignee: ports-bugs@FreeBSD.org
          Reporter: nsonack@outlook.com

Created attachment 245410
  --> https://bugs.freebsd.org/bugzilla/attachment.cgi?id=3D245410&action=
=3Dedit
Patch for adding the new port

This port allows to perform VHDL synthesis in yosys using ghdl.

Depends on a series of patches:

- https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=3D274238
- https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=3D274239
- https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=3D274240
- https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=3D274241

With the above patches I tested everything in poudriere:=20

https://poudriere.herrhotzenplotz.de/build.html?mastername=3Drelease-latest=
-main&build=3D2023-10-01_16h35m22s

I also did a smoke test by synthesising a simple VHDL design.

--=20
You are receiving this mail because:
You are the assignee for the bug.=



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?bug-274243-7788>