Skip site navigation (1)Skip section navigation (2)
Date:      Thu, 29 Jan 2015 01:59:43 +0000 (UTC)
From:      Oleksandr Tymoshenko <gonzo@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r277871 - head/sys/arm/ti/am335x
Message-ID:  <201501290159.t0T1xhWj099352@svn.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: gonzo
Date: Thu Jan 29 01:59:42 2015
New Revision: 277871
URL: https://svnweb.freebsd.org/changeset/base/277871

Log:
  Set LCDC clock frequency to 2*148500 KHz
  
  Minimum LCDC is 2 so clock freq shouild be 2*max_pixel_clock. Maximum pixel
  clock for HDMI is 148500 (1920x1080). But AM335x can not run in this mode
  due to bandwidth and clock limitations

Modified:
  head/sys/arm/ti/am335x/am335x_prcm.c

Modified: head/sys/arm/ti/am335x/am335x_prcm.c
==============================================================================
--- head/sys/arm/ti/am335x/am335x_prcm.c	Thu Jan 29 01:55:24 2015	(r277870)
+++ head/sys/arm/ti/am335x/am335x_prcm.c	Thu Jan 29 01:59:42 2015	(r277871)
@@ -729,10 +729,10 @@ am335x_clk_lcdc_activate(struct ti_clock
 		DELAY(10);
 
 	/* 
-	 * For now set frequency to  5xSYSFREQ 
-	 * More flexible control might be required
+	 * For now set frequency to  99*SYSFREQ/8 which is twice as
+	 * HDMI 1080p pixel clock (minimum LCDC freq divisor is 2)
 	 */
-	prcm_write_4(CM_WKUP_CM_CLKSEL_DPLL_DISP, (5 << 8) | 0);
+	prcm_write_4(CM_WKUP_CM_CLKSEL_DPLL_DISP, (99 << 8) | 8);
 
 	/* Locked mode */
 	prcm_write_4(CM_WKUP_CM_CLKMODE_DPLL_DISP, 0x7);



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201501290159.t0T1xhWj099352>