Skip site navigation (1)Skip section navigation (2)
Date:      Wed, 26 Jul 2017 11:09:04 +0900 (JST)
From:      Mori Hiroki <yamori813@yahoo.co.jp>
To:        Adrian Chadd <adrian.chadd@gmail.com>
Cc:        "freebsd-mips@freebsd.org" <freebsd-mips@freebsd.org>
Subject:   Re: performance by endian
Message-ID:  <539086.28647.qm@web101720.mail.ssk.yahoo.co.jp>
In-Reply-To: <CAJ-VmomwtjgPjR-1GLsbXm7g%2Bxo5Mf1CMnXcqXED_-_vgWdsWA@mail.gmail.com>
References:  <319927.83012.qm@web101708.mail.ssk.yahoo.co.jp> <CAJ-VmomwtjgPjR-1GLsbXm7g%2Bxo5Mf1CMnXcqXED_-_vgWdsWA@mail.gmail.com>

next in thread | previous in thread | raw e-mail | index | archive | help
Hi=0A=0A=0ASorry I talk about=A0AR9331 soc.=0A=0AI check boot log.=0A=0ART3=
050 is this.=0A=0A=0ACache info:=A0=0A=A0 picache_stride=A0 =A0 =3D 4096=0A=
=A0 picache_loopcount =3D 8=0A=A0 pdcache_stride=A0 =A0 =3D 4096=0A=A0 pdca=
che_loopcount =3D 4=0Acpu0: MIPS Technologies processor v76.150=0A=A0 MMU: =
Standard TLB, 32 entries (4K 16K 64K 256K 1M 16M 64M 256M pg sizes)=0A=A0 L=
1 i-cache: 4 ways of 256 sets, 32 bytes per line=0A=A0 L1 d-cache: 4 ways o=
f 128 sets, 32 bytes per line=0A=A0 L2 cache: disabled Config1=3D0xbea3319e=
<PerfCount,WatchRegs,MIPS16,EJTAG>=0A=A0 Config2=3D0x80000000=0A=A0 Config3=
=3D0x420=0A=0AAR9331 is this.=0A=0ACache info:=0A=A0 picache_stride=A0 =A0 =
=3D 4096=0A=A0 picache_loopcount =3D 16=0A=A0 pdcache_stride=A0 =A0 =3D 409=
6=0A=A0 pdcache_loopcount =3D 8=0A=A0 max line size =A0 =A0 =3D 32=0Acpu0: =
MIPS Technologies processor v116.147=0A=A0 MMU: Standard TLB, 16 entries (4=
K 16K 64K 256K 1M 16M 64M 256M pg sizes)=0A=A0 L1 i-cache: 4 ways of 512 se=
ts, 32 bytes per line=0A=A0 L1 d-cache: 4 ways of 256 sets, 32 bytes per li=
ne=0A=A0 L2 cache: disabled=0A=A0 Config1=3D0x9ee3519e<PerfCount,WatchRegs,=
MIPS16,EJTAG>=0A=A0 Config2=3D0x80000000=0A=A0 Config3=3D0x20=0A=A0 Config7=
=3D0x0=0A=0AI seem AR9331 have more cache than RT3050.=0A=0Aawk script is t=
his.=0A=0ABEGIN {=0A=A0 =A0 printf "%d=A5n", fib(32)=0A}=0A=0Afunction fib(=
n) {=0A=A0 =A0 if (n < 2) return n=0A=A0 =A0 return fib(n - 2) + fib(n - 1)=
=0A}=0A=0A----- Original Message -----=0A> From: Adrian Chadd <adrian.chadd=
@gmail.com>=0A> To: Mori Hiroki <yamori813@yahoo.co.jp>=0A> Cc: "freebsd-mi=
ps@freebsd.org" <freebsd-mips@freebsd.org>=0A> Date: 2017/7/26, Wed 02:14=
=0A> Subject: Re: performance by endian=0A> =0A> well, how much cache, how =
much out-of-order is it? The AR9330 SoC has=0A> very limited cache :(=0A> =
=0A> =0A> =0A> -adrian=0A> =0A> =0A> On 24 July 2017 at 00:53, Mori Hiroki =
<yamori813@yahoo.co.jp> wrote:=0A>>=A0=A0Hi.=0A>> =0A>>=A0=A0I checked fib(=
32) by awk script.=0A>> =0A>>=A0=A0RT3050 is 80 sec=0A>>=A0=A0AR9330 is 99 =
sec=0A>> =0A>> =0A>>=A0=A0AR9330 is newer and clock is hight. But slow.=0A>=
> =0A>>=A0=A0Why this result ?=0A>> =0A>>=A0=A0I suspect this is endian iss=
ue.=0A>> =0A>>=A0=A0I have problem mruby performance at Atheros SOC.=0A>>=
=A0=A0It is slow almost double from same clock little=0A>>=A0=A0endian mips=
 soc.=0A>> =0A>>=A0=A0Regards=0A>> =0A>>=A0=A0Hiroki Mori=0A>>=A0=A0_______=
________________________________________=0A>>=A0=A0freebsd-mips@freebsd.org=
 mailing list=0A>>=A0=A0https://lists.freebsd.org/mailman/listinfo/freebsd-=
mips=0A>>=A0=A0To unsubscribe, send any mail to =0A> "freebsd-mips-unsubscr=
ibe@freebsd.org"=0A> 



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?539086.28647.qm>