From owner-p4-projects@FreeBSD.ORG Sat Jun 5 18:42:33 2004 Return-Path: Delivered-To: p4-projects@freebsd.org Received: by hub.freebsd.org (Postfix, from userid 32767) id A40D616A4D0; Sat, 5 Jun 2004 18:42:33 -0700 (PDT) Delivered-To: perforce@freebsd.org Received: from mx1.FreeBSD.org (mx1.freebsd.org [216.136.204.125]) by hub.freebsd.org (Postfix) with ESMTP id 76D8516A4CE for ; Sat, 5 Jun 2004 18:42:33 -0700 (PDT) Received: from repoman.freebsd.org (repoman.freebsd.org [216.136.204.115]) by mx1.FreeBSD.org (Postfix) with ESMTP id 7079143D5C for ; Sat, 5 Jun 2004 18:42:33 -0700 (PDT) (envelope-from jmallett@freebsd.org) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.12.11/8.12.11) with ESMTP id i561gXfq084419 for ; Sun, 6 Jun 2004 01:42:33 GMT (envelope-from jmallett@freebsd.org) Received: (from perforce@localhost) by repoman.freebsd.org (8.12.11/8.12.11/Submit) id i561gXn8084416 for perforce@freebsd.org; Sun, 6 Jun 2004 01:42:33 GMT (envelope-from jmallett@freebsd.org) Date: Sun, 6 Jun 2004 01:42:33 GMT Message-Id: <200406060142.i561gXn8084416@repoman.freebsd.org> X-Authentication-Warning: repoman.freebsd.org: perforce set sender to jmallett@freebsd.org using -f From: Juli Mallett To: Perforce Change Reviews Subject: PERFORCE change 54246 for review X-BeenThere: p4-projects@freebsd.org X-Mailman-Version: 2.1.1 Precedence: list List-Id: p4 projects tree changes List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Sun, 06 Jun 2004 01:42:34 -0000 http://perforce.freebsd.org/chv.cgi?CH=54246 Change 54246 by jmallett@jmallett_oingo on 2004/06/06 01:41:37 Catching up with changed code. Affected files ... .. //depot/projects/mips/sys/mips/mips/locore.S#12 edit Differences ... ==== //depot/projects/mips/sys/mips/mips/locore.S#12 (text+ko) ==== @@ -61,9 +61,8 @@ li t0, MIPS_SR_KX | MIPS_SR_COP_1_BIT /* - * Read coprocessor 0 status register, clear bits not - * preserved (namely, clearing interrupt bits), and set - * bits we want to explicitly set. + * Read coprocessor 0 status register, and set bits we want to + * explicitly set. */ mfc0 t1, MIPS_COP_0_STATUS or t1, t0