Skip site navigation (1)Skip section navigation (2)
Date:      Mon, 27 Jul 2020 09:10:02 +0000 (UTC)
From:      Andriy Gapon <avg@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r363597 - head/sys/arm/allwinner/clkng
Message-ID:  <202007270910.06R9A2Ok078338@repo.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: avg
Date: Mon Jul 27 09:10:02 2020
New Revision: 363597
URL: https://svnweb.freebsd.org/changeset/base/363597

Log:
  actually enable gate control for allwinner's r-ccu ir clock
  
  The gate control bit offset was correctly specified, but AW_CLK_HAS_GATE
  flag was not set.
  Tested with (C)IR receiver on Orange Pi PC Plus.
  
  Reviewed by:	manu
  MFC after:	1 week

Modified:
  head/sys/arm/allwinner/clkng/ccu_sun8i_r.c

Modified: head/sys/arm/allwinner/clkng/ccu_sun8i_r.c
==============================================================================
--- head/sys/arm/allwinner/clkng/ccu_sun8i_r.c	Mon Jul 27 07:56:55 2020	(r363596)
+++ head/sys/arm/allwinner/clkng/ccu_sun8i_r.c	Mon Jul 27 09:10:02 2020	(r363597)
@@ -122,7 +122,7 @@ NM_CLK(r_ccu_ir_clk,
     16, 2, 0, 0,			/* M flags */
     24, 2,				/* mux */
     31,					/* gate */
-    AW_CLK_HAS_MUX | AW_CLK_REPARENT);	/* flags */
+    AW_CLK_HAS_MUX | AW_CLK_REPARENT | AW_CLK_HAS_GATE);/* flags */
 
 static const char *a83t_ir_parents[] = {"osc16M", "osc24M"};
 static struct aw_clk_nm_def a83t_ir_clk = {



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?202007270910.06R9A2Ok078338>