Skip site navigation (1)Skip section navigation (2)
Date:      Thu, 14 Dec 2006 14:30:21 -0500
From:      Martin Cracauer <cracauer@cons.org>
To:        freebsd-current@freebsd.org
Subject:   Page table walk on TLB miss
Message-ID:  <20061214193021.GA89046@cons.org>

next in thread | raw e-mail | index | archive | help
Can somebody explain how the MMU walks the page table in RAM when
there is a TLB miss and where the FreeBSD code is that sets up the
tables?

Is there actual OS code involved in the walking or does the OS just
set up the code and the MMU walks on it's own?

Mostly interested in AMD64.

Thanks
	Martin
-- 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Martin Cracauer <cracauer@cons.org>   http://www.cons.org/cracauer/
FreeBSD - where you want to go, today.      http://www.freebsd.org/



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?20061214193021.GA89046>