From owner-svn-src-head@FreeBSD.ORG Thu Dec 9 22:30:20 2010 Return-Path: Delivered-To: svn-src-head@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 760A310656C0; Thu, 9 Dec 2010 22:30:20 +0000 (UTC) (envelope-from avg@freebsd.org) Received: from citadel.icyb.net.ua (citadel.icyb.net.ua [212.40.38.140]) by mx1.freebsd.org (Postfix) with ESMTP id 2586F8FC0A; Thu, 9 Dec 2010 22:30:18 +0000 (UTC) Received: from porto.topspin.kiev.ua (porto-e.starpoint.kiev.ua [212.40.38.100]) by citadel.icyb.net.ua (8.8.8p3/ICyb-2.3exp) with ESMTP id AAA24306; Fri, 10 Dec 2010 00:30:17 +0200 (EET) (envelope-from avg@freebsd.org) Received: from localhost.topspin.kiev.ua ([127.0.0.1]) by porto.topspin.kiev.ua with esmtp (Exim 4.34 (FreeBSD)) id 1PQp0D-000Puc-5A; Fri, 10 Dec 2010 00:30:17 +0200 Message-ID: <4D015877.5020503@freebsd.org> Date: Fri, 10 Dec 2010 00:30:15 +0200 From: Andriy Gapon User-Agent: Mozilla/5.0 (X11; U; FreeBSD amd64; en-US; rv:1.9.2.12) Gecko/20101029 Lightning/1.0b2 Thunderbird/3.1.6 MIME-Version: 1.0 To: Jung-uk Kim References: <201012092129.oB9LTakd051314@svn.freebsd.org> In-Reply-To: <201012092129.oB9LTakd051314@svn.freebsd.org> X-Enigmail-Version: 1.1.2 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit Cc: svn-src-head@freebsd.org, svn-src-all@freebsd.org, src-committers@freebsd.org Subject: Re: svn commit: r216337 - head/sys/x86/x86 X-BeenThere: svn-src-head@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: SVN commit messages for the src tree for head/-current List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 09 Dec 2010 22:30:20 -0000 on 09/12/2010 23:29 Jung-uk Kim said the following: > Author: jkim > Date: Thu Dec 9 21:29:36 2010 > New Revision: 216337 > URL: http://svn.freebsd.org/changeset/base/216337 > > Log: > Remove AMD Family 0Fh, Model 6Bh, Stepping 2 from the list of P-state > invariant CPUs. I do not believe this model is P-state invariant any more. I wonder why we had and have all those additional checks at all. Don't we trust AMDPM_TSC_INVARIANT bit to be set correctly? Especially for the AMD CPUs, not sure about Intel ones. > Maybe cpufreq(4) was broken at the time of commit. :-( > > Modified: > head/sys/x86/x86/tsc.c > > Modified: head/sys/x86/x86/tsc.c > ============================================================================== > --- head/sys/x86/x86/tsc.c Thu Dec 9 21:11:53 2010 (r216336) > +++ head/sys/x86/x86/tsc.c Thu Dec 9 21:29:36 2010 (r216337) > @@ -107,7 +107,7 @@ init_TSC(void) > switch (cpu_vendor_id) { > case CPU_VENDOR_AMD: > if ((amd_pminfo & AMDPM_TSC_INVARIANT) || > - CPUID_TO_FAMILY(cpu_id) >= 0x10 || cpu_id == 0x60fb2) > + CPUID_TO_FAMILY(cpu_id) >= 0x10) > tsc_is_invariant = 1; > break; > case CPU_VENDOR_INTEL: -- Andriy Gapon