Date: Sat, 13 Sep 2014 21:47:10 +0200 From: Carsten Mattner <carstenmattner@gmail.com> To: Konstantin Belousov <kostikbel@gmail.com> Cc: freebsd-arch@freebsd.org Subject: Re: Intel MPX (Skylake ISA) support? Message-ID: <CACY%2BHvqKYhXzPgvK8CWpp4NMcD2_c3xzownVBk6O=8_4PiM%2Bjw@mail.gmail.com> In-Reply-To: <20140913162059.GU2737@kib.kiev.ua> References: <CACY%2BHvoMDFLJLy7hz3guJNrJH8gmi5Vh9-rYeRErr2JgDhV2yw@mail.gmail.com> <20140913162059.GU2737@kib.kiev.ua>
next in thread | previous in thread | raw e-mail | index | archive | help
On Sat, Sep 13, 2014 at 6:20 PM, Konstantin Belousov <kostikbel@gmail.com> wrote: > On Sat, Sep 13, 2014 at 12:45:16PM +0200, Carsten Mattner wrote: >> Are there any plans to include the necessary (kernel, libc) support for >> Intel MPX (https://en.wikipedia.org/wiki/Intel_MPX)? > > I looked at this several times. The 319433 (Instructions Set Extensions > prog reference) even at the current revision 20 still seems to not provide > the complete documentation on the CPU side. E.g., could you point me at > the description of the save area for MPX ? It is required since usermode > bndcfg register can only be set by restoring from the XSAVE area. > > That said, I believe that most, if not all, of the needed kernel-side > support is already there by the generic XSAVE code. > > I never see any specification of runtime services expected by the code > generated by mpx-enabled gcc. Is https://lkml.org/lkml/2014/9/11/182 helpful?
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?CACY%2BHvqKYhXzPgvK8CWpp4NMcD2_c3xzownVBk6O=8_4PiM%2Bjw>