Skip site navigation (1)Skip section navigation (2)
Date:      Mon, 14 Aug 2017 14:10:06 -0700
From:      Adrian Chadd <adrian.chadd@gmail.com>
To:        Mori Hiroki <yamori813@yahoo.co.jp>
Cc:        "freebsd-mips@freebsd.org" <freebsd-mips@freebsd.org>
Subject:   Re: performance by endian
Message-ID:  <CAJ-Vmo=fkYZ=FZrisrjZ9W=MFJd85z=UiEQBBF-j8SVx=PLnvA@mail.gmail.com>
In-Reply-To: <539086.28647.qm@web101720.mail.ssk.yahoo.co.jp>
References:  <319927.83012.qm@web101708.mail.ssk.yahoo.co.jp> <CAJ-VmomwtjgPjR-1GLsbXm7g%2Bxo5Mf1CMnXcqXED_-_vgWdsWA@mail.gmail.com> <539086.28647.qm@web101720.mail.ssk.yahoo.co.jp>

next in thread | previous in thread | raw e-mail | index | archive | help
hm, which DDR bus does it have?



-adrian


On 25 July 2017 at 19:09, Mori Hiroki <yamori813@yahoo.co.jp> wrote:
> Hi
>
>
> Sorry I talk about AR9331 soc.
>
> I check boot log.
>
> RT3050 is this.
>
>
> Cache info:
>   picache_stride    =3D 4096
>   picache_loopcount =3D 8
>   pdcache_stride    =3D 4096
>   pdcache_loopcount =3D 4
> cpu0: MIPS Technologies processor v76.150
>   MMU: Standard TLB, 32 entries (4K 16K 64K 256K 1M 16M 64M 256M pg sizes=
)
>   L1 i-cache: 4 ways of 256 sets, 32 bytes per line
>   L1 d-cache: 4 ways of 128 sets, 32 bytes per line
>   L2 cache: disabled Config1=3D0xbea3319e<PerfCount,WatchRegs,MIPS16,EJTA=
G>
>   Config2=3D0x80000000
>   Config3=3D0x420
>
> AR9331 is this.
>
> Cache info:
>   picache_stride    =3D 4096
>   picache_loopcount =3D 16
>   pdcache_stride    =3D 4096
>   pdcache_loopcount =3D 8
>   max line size     =3D 32
> cpu0: MIPS Technologies processor v116.147
>   MMU: Standard TLB, 16 entries (4K 16K 64K 256K 1M 16M 64M 256M pg sizes=
)
>   L1 i-cache: 4 ways of 512 sets, 32 bytes per line
>   L1 d-cache: 4 ways of 256 sets, 32 bytes per line
>   L2 cache: disabled
>   Config1=3D0x9ee3519e<PerfCount,WatchRegs,MIPS16,EJTAG>
>   Config2=3D0x80000000
>   Config3=3D0x20
>   Config7=3D0x0
>
> I seem AR9331 have more cache than RT3050.
>
> awk script is this.
>
> BEGIN {
>     printf "%d=C2=A5n", fib(32)
> }
>
> function fib(n) {
>     if (n < 2) return n
>     return fib(n - 2) + fib(n - 1)
> }
>
> ----- Original Message -----
>> From: Adrian Chadd <adrian.chadd@gmail.com>
>> To: Mori Hiroki <yamori813@yahoo.co.jp>
>> Cc: "freebsd-mips@freebsd.org" <freebsd-mips@freebsd.org>
>> Date: 2017/7/26, Wed 02:14
>> Subject: Re: performance by endian
>>
>> well, how much cache, how much out-of-order is it? The AR9330 SoC has
>> very limited cache :(
>>
>>
>>
>> -adrian
>>
>>
>> On 24 July 2017 at 00:53, Mori Hiroki <yamori813@yahoo.co.jp> wrote:
>>>  Hi.
>>>
>>>  I checked fib(32) by awk script.
>>>
>>>  RT3050 is 80 sec
>>>  AR9330 is 99 sec
>>>
>>>
>>>  AR9330 is newer and clock is hight. But slow.
>>>
>>>  Why this result ?
>>>
>>>  I suspect this is endian issue.
>>>
>>>  I have problem mruby performance at Atheros SOC.
>>>  It is slow almost double from same clock little
>>>  endian mips soc.
>>>
>>>  Regards
>>>
>>>  Hiroki Mori
>>>  _______________________________________________
>>>  freebsd-mips@freebsd.org mailing list
>>>  https://lists.freebsd.org/mailman/listinfo/freebsd-mips
>>>  To unsubscribe, send any mail to
>> "freebsd-mips-unsubscribe@freebsd.org"
>>



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?CAJ-Vmo=fkYZ=FZrisrjZ9W=MFJd85z=UiEQBBF-j8SVx=PLnvA>