Skip site navigation (1)Skip section navigation (2)
Date:      Tue, 20 May 2003 10:19:02 +0000
From:      Brian Candler <B.Candler@pobox.com>
To:        Hidetoshi Shimokawa <simokawa@sat.t.u-tokyo.ac.jp>
Cc:        freebsd-firewire@freebsd.org
Subject:   Re: Support for CXD1847A controller?
Message-ID:  <20030520101902.GA1534@uk.tiscali.com>
In-Reply-To: <ybsllx21sxo.wl@ett.sat.t.u-tokyo.ac.jp>
References:  <20030519140620.GA2377@uk.tiscali.com> <ybsllx21sxo.wl@ett.sat.t.u-tokyo.ac.jp>

next in thread | previous in thread | raw e-mail | index | archive | help
> But I afraid CXD1847A(actually this must be CXD1947A)
> is not OHCI compliant and not supported anyway...

Thanks for that information. Do you know how different this chip is to OHCI?
If it's similar I could work on it myself.

I actually installed 4.8-RELEASE last night, and did a tweak of
fwohci_pci_probe to accept the chip. It then told me to set PNP_OS=NO in the
BIOS, which I did. After that, it seemed to detect the interface:

fwohci0: <SONY CXD1947> mem 0xfecffc00-0xfecffdff irq 9 at device 9.0 on pci0
fwohci0: PCI bus latency is 64.
fwohci0: OHCI version 0.0 (ROM=0)
fwohci0: No. of Isochronous channel is 0.
fwohci0: EUI64 00:00:00:00:00:00:00:00
fwohci0: fwphy_rddata: loop=100, retry=101
fwohci0: Phy 1394 only S100, 0 ports.
fwohci0: fwphy_rddata: loop=100, retry=101
fwohci0: Link S100, max_rec 2 bytes.
fwohci0: max_rec 2 -> 512
firewire0: <IEEE1394(FireWire) bus> on fwohci0
sbp0: <SBP2/SCSI over firewire> on firewire0
fwohci0: Initiate bus reset
fwohci0: fwphy_rddata: loop=100, retry=101
fwohci0: fwphy_rddata: loop=100, retry=101

Hmm, looks like it failed to read anything back, and fwcontrol doesn't find
anything either:

# fwcontrol
fwcontrol: open: Device not configured

That's with no devices attached, but I imagine that the host controller
itself should show up. So looks like a no go...

Regards,

Brian.



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?20030520101902.GA1534>