Date: Sun, 7 May 1995 16:19:27 -0700 (PDT) From: "Rodney W. Grimes" <rgrimes@gndrsh.aac.dev.com> To: jmz@cabri.obs-besancon.fr (Jean-Marc Zucconi) Cc: karl@bagpuss.demon.co.uk, freebsd-hardware@FreeBSD.org Subject: Re: Intel 'ZAPPA' motherboard -details? Message-ID: <199505072319.QAA15309@gndrsh.aac.dev.com> In-Reply-To: <9505080008.AA13211@cabri.obs-besancon.fr> from "Jean-Marc Zucconi" at May 8, 95 01:08:38 am
next in thread | previous in thread | raw e-mail | index | archive | help
> > >>>>> "Rodney" == Rodney W Grimes <rgrimes@gndrsh.aac.dev.com> writes: > > >> > >> I understand triton boards give better performance using > >> pipelined burst SRAM for the cache, and EDO SIMMS. (right?) > > > It is better in performance without these options too. > > >> Can you mix standard fast page SIMMS & EDO simms on the same > >> motherboard? > > > Not to my knowledge. > > What is the difference between "EDO" simms and "normal" simms? EDO stands for Extended Data Out, I don't have any technical books that cover just what changed in the DRAM design at this time, though my new set of Micron Technology memory books shipped on Thursday so I will have the ``official'' story very soon. My current understanding is that EDO simms basically hold valid data on the output after RAS has been brought inactive, this allows you to start the RAS precharge time early, effectively eliminating the difference between access and cycle times on DRAM. -- Rod Grimes rgrimes@gndrsh.aac.dev.com Accurate Automation Company Custom computers for FreeBSD
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?199505072319.QAA15309>