Skip site navigation (1)Skip section navigation (2)
Date:      Thu, 18 Jun 2015 02:01:41 +0530
From:      Sai Prajeeth <csprajeeth@gmail.com>
To:        Ryan Stone <rysto32@gmail.com>
Cc:        "freebsd-hackers@freebsd.org" <freebsd-hackers@freebsd.org>
Subject:   Re: PMCSTAT Event for counting L1-DCache Hit / Misses
Message-ID:  <CAFJamtPNX=P5n3JBsjdvRv6f7jHJrRAm0bJVX50=6Y8torJzOA@mail.gmail.com>
In-Reply-To: <CAFMmRNwN7QadTV4bKFyFL0EUgKDi6yLnLhP6juQtPyX43J_Pdg@mail.gmail.com>
References:  <CAFJamtNp4g3WzR8oUFYiE4fbW0PtkGQkcyApdav1TtjJXf4Ayg@mail.gmail.com> <CAFMmRNwN7QadTV4bKFyFL0EUgKDi6yLnLhP6juQtPyX43J_Pdg@mail.gmail.com>

next in thread | previous in thread | raw e-mail | index | archive | help
Intel Xeon X5650 2660.05-MHz K8-class CPU. Family = 0x6  Model = 0x2c
 Stepping = 2.

Pretty sure its Intel Nehalem architecture.


On Thu, Jun 18, 2015 at 12:37 AM, Ryan Stone <rysto32@gmail.com> wrote:

> On Mon, Jun 15, 2015 at 1:48 PM, Sai Prajeeth <csprajeeth@gmail.com>
> wrote:
>
>> Hi,
>>
>> I am not able to find the event that counts the L1 Data cache hits and
>> misses in pmccontrol -L. Can anyone tell me what the events are so that i
>> can get the counts using pmcstat ?\
>>
>> Thanks!
>>
>
> This is specific to your processor model (not just amd64 or armv7, but the
> model name like "Sandy Bridge" or "Intel E5-2600").  What processor model
> do you have?  It's printed to dmesg and /var/log/messages during boot.
>



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?CAFJamtPNX=P5n3JBsjdvRv6f7jHJrRAm0bJVX50=6Y8torJzOA>