Skip site navigation (1)Skip section navigation (2)
Date:      Mon, 22 Oct 2018 15:03:17 +0900 (JST)
From:      Mori Hiroki <yamori813@yahoo.co.jp>
To:        Warner Losh <imp@bsdimp.com>
Cc:        "freebsd-mips@freebsd.org" <freebsd-mips@freebsd.org>
Subject:   Re: mips boot message
Message-ID:  <841985.3746.qm@web103919.mail.ssk.yahoo.co.jp>
In-Reply-To: <CANCZdfortVHXSJKi_9MSb1yHNP0xVLLCA2MzPvC4gja7wzUxYw@mail.gmail.com>
References:  <897817.7763.qm@web103915.mail.ssk.yahoo.co.jp> <CANCZdfr2qTGfKU7jsSC0MCk7zPeRjbTQg_a3S4AiMMRdXKfrdQ@mail.gmail.com> <530507.76366.qm@web103901.mail.ssk.yahoo.co.jp> <CANCZdfortVHXSJKi_9MSb1yHNP0xVLLCA2MzPvC4gja7wzUxYw@mail.gmail.com>

next in thread | previous in thread | raw e-mail | index | archive | help
Hi=0A=0AThis is=A013.0-CURRENT=A0log.=0Ahttp://dmesgd.nycbug.org/index.cgi?=
do=3Dview&id=3D4486=0A=0AThanks=0A=0AHiroki Mori=0A=0A=0A=0A----- Original =
Message -----=0A>From: Warner Losh <imp@bsdimp.com>=0A>To: Mori Hiroki <yam=
ori813@yahoo.co.jp> =0A>Cc: "freebsd-mips@freebsd.org" <freebsd-mips@freebs=
d.org>=0A>Date: 2018/10/17, Wed 12:09=0A>Subject: Re: mips boot message=0A>=
 =0A>=0A>=0A>=0A>=0A>On Tue, Oct 16, 2018 at 8:52 PM Mori Hiroki <yamori813=
@yahoo.co.jp> wrote:=0A>=0A>Hi=0A>>=0A>>=0A>>I was modify mips/mips source.=
=0A>>=0A>>=0A>>https://gist.github.com/yamori813/aad6abc78b68a9e19a8563944d=
32033b=0A>>=0A>>=0A>>=0A>>diff --git a/sys/mips/mips/cpu.c b/sys/mips/mips/=
cpu.c=0A>>index 0f8583d..c490f09 100644=0A>>--- a/sys/mips/mips/cpu.c=0A>>+=
++ b/sys/mips/mips/cpu.c=0A>>@@ -61,7 +61,7 @@ __FBSDID("$FreeBSD$");=0A>>=
=A0#include <contrib/octeon-sdk/octeon-model.h>=0A>>=A0#endif=0A>>=A0=0A>>-=
static void cpu_identify(void);=0A>>+void cpu_identify(void);=0A>>=A0=0A>>=
=A0struct mips_cpuinfo cpuinfo;=0A>>=A0=0A>>@@ -341,11 +341,9 @@ mips_cpu_i=
nit(void)=0A>>=A0=0A>>=A0mips_icache_sync_all();=0A>>=A0mips_dcache_wbinv_a=
ll();=0A>>-/* Print some info about CPU */=0A>>-cpu_identify();=0A>>=A0}=0A=
>>=A0=0A>>-static void=0A>>+void=0A>>=A0cpu_identify(void)=0A>>=A0{=0A>>=A0=
uint32_t cfg0, cfg1, cfg2, cfg3;=0A>>diff --git a/sys/mips/mips/machdep.c b=
/sys/mips/mips/machdep.c=0A>>index efd604a..cf8aaeb 100644=0A>>--- a/sys/mi=
ps/mips/machdep.c=0A>>+++ b/sys/mips/mips/machdep.c=0A>>@@ -179,6 +179,8 @@=
 struct bootinfo bootinfo;=0A>>=A0 */=0A>>=A0vm_offset_t kernel_kseg0_end =
=3D (vm_offset_t)&end;=0A>>=A0=0A>>+void cpu_identify(void);=0A>>+=0A>>=A0s=
tatic void=0A>>=A0cpu_startup(void *dummy)=0A>>=A0{=0A>>@@ -186,6 +188,10 @=
@ cpu_startup(void *dummy)=0A>>=A0if (boothowto & RB_VERBOSE)=0A>>=A0bootve=
rbose++;=0A>>=A0=0A>>+printf("CPU model: %s\n", cpu_model);=0A>>+=0A>>+cpu_=
identify();=0A>>+=0A>>=A0printf("real memory=A0 =3D %ju (%juK bytes)\n", pt=
oa((uintmax_t)realmem),=0A>>=A0=A0 =A0 ptoa((uintmax_t)realmem) / 1024);=0A=
>=0A>=0A>On first blush, that looks better. Thank you!=0A>=0A>=0A>What's th=
e output look like now?=0A>=0A>=0A>Warner=0A>=0A>=0A>----- Original Message=
 -----=0A>>>From: Warner Losh <imp@bsdimp.com>=0A>>>To: Mori Hiroki <yamori=
813@yahoo.co.jp> =0A>>>Cc: freebsd-mips@freebsd.org=0A>>>Date: 2018/10/13, =
Sat 00:22=0A>>>Subject: Re: mips boot message=0A>>> =0A>>>=0A>>>=0A>>>=0A>>=
>=0A>>>On Fri, Oct 12, 2018, 1:50 AM Mori Hiroki <yamori813@yahoo.co.jp> wr=
ote:=0A>>>=0A>>>Hi=0A>>>>=0A>>>>FreeBSD/mips cpu information is before dmes=
g.=0A>>>>=0A>>>>I think good that is cpu information is after this.=0A>>>>=
=0A>>>>---<<BOOT>>---=0A>>>>=0A>>>>=0A>>>>How about this ?=0A>>>>=0A>>>>Tha=
nks=0A>>>>=0A>>>>Hiroki Mori=0A>>>>=0A>>>>=0A>>>>Starting kernel ...=0A>>>>=
=0A>>>>CPU platform: Atheros AR7241 rev 1=0A>>>>CPU Frequency=3D400 MHz=0A>=
>>>CPU DDR Frequency=3D400 MHz=0A>>>>CPU AHB Frequency=3D200 MHz=0A>>>>plat=
form frequency: 400 MHz=0A>>>>CPU reference clock: 5 MHz=0A>>>>CPU MDIO clo=
ck: 5 MHz=0A>>>>arguments:=A0=0A>>>>=A0 a0 =3D 00000007=0A>>>>=A0 a1 =3D a3=
f6bfb0=0A>>>>=A0 a2 =3D a3f6c460=0A>>>>=A0 a3 =3D 00000004=0A>>>>Cmd line:a=
rgv is invalid=0A>>>>Environment:=0A>>>>envp is invalid=0A>>>>Cache info:=
=0A>>>>=A0 picache_stride=A0 =A0 =3D 4096=0A>>>>=A0 picache_loopcount =3D 1=
6=0A>>>>=A0 pdcache_stride=A0 =A0 =3D 4096=0A>>>>=A0 pdcache_loopcount =3D =
8=0A>>>>=A0 max line size =A0 =A0 =3D 32=0A>>>>cpu0: MIPS Technologies proc=
essor v116.147=0A>>>>=A0 MMU: Standard TLB, 16 entries (4K 16K 64K 256K 1M =
16M 64M 256M pg sizes)=0A>>>>=A0 L1 i-cache: 4 ways of 512 sets, 32 bytes p=
er line=0A>>>>=A0 L1 d-cache: 4 ways of 256 sets, 32 bytes per line=0A>>>>=
=A0 L2 cache: disabled=0A>>>>=A0 Config1=3D0x9ee3519e<PerfCount,WatchRegs,M=
IPS16,EJTAG>=0A>>>>=A0 Config2=3D0x80000000=0A>>>>=A0 Config3=3D0x20=0A>>>>=
Physical memory chunk(s):=0A>>>>0x373000 - 0x3ffffff, 63492096 bytes (15501=
 pages)=0A>>>>Maxmem is 0x4000000=0A>>>>---<<BOOT>>---=0A>>>>Copyright (c) =
1992-2018 The FreeBSD Project.=0A>>>>Copyright (c) 1979, 1980, 1983, 1986, =
1988, 1989, 1991, 1992, 1993, 1994=0A>>>>The Regents of the University of C=
alifornia. All rights reserved.=0A>>>>FreeBSD is a registered trademark of =
The FreeBSD Foundation.=0A>>>>FreeBSD 12.0-ALPHA8 #0 fd45ead(zrouter)-dirty=
: Fri Oct 12 16:32:39 JST 2018=0A>>>>=A0 =A0 hiroki@microserver:/storage/ho=
me/hiroki/zorg/obj/storage/home/hiroki/zorg/ZRouter/tmp/storage/home/hiroki=
/freebsd/mips.mips/sys/Nec_WR8170N mips=0A>>>>gcc version 4.2.1 20070831 pa=
tched [FreeBSD]=0A>>>>Preloaded elf kernel "kernel" at 0x8036d370.=0A>>>>re=
al memory=A0 =3D 67108864 (65536K bytes)=0A>>>>Physical memory chunk(s):=0A=
>>>>=0A>>>=0A>>>=0A>>>I like the idea, but other platforms put this after t=
he memory. Can you make this more like x86 so we can automatically parse it=
 more easily?=0A>>>=0A>>>=0A>>>Warner=A0=0A>>>=0A>>>=0A>=0A>



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?841985.3746.qm>