Date: Sat, 13 May 2017 13:03:20 +0000 (UTC) From: Andrew Turner <andrew@FreeBSD.org> To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org Subject: svn commit: r318253 - head/sys/arm64/include Message-ID: <201705131303.v4DD3Kai041946@repo.freebsd.org>
next in thread | raw e-mail | index | archive | help
Author: andrew Date: Sat May 13 13:03:20 2017 New Revision: 318253 URL: https://svnweb.freebsd.org/changeset/base/318253 Log: Allocate a cacheline when reading or writing to write through memory. The hardware will still write to memory, however following reads will be from the cache. MFC after: 1 week Sponsored by: DARPA, AFRL Modified: head/sys/arm64/include/armreg.h Modified: head/sys/arm64/include/armreg.h ============================================================================== --- head/sys/arm64/include/armreg.h Sat May 13 13:01:15 2017 (r318252) +++ head/sys/arm64/include/armreg.h Sat May 13 13:03:20 2017 (r318253) @@ -360,7 +360,7 @@ #define MAIR_ATTR(attr, idx) ((attr) << ((idx) * 8)) #define MAIR_DEVICE_nGnRnE 0x00 #define MAIR_NORMAL_NC 0x44 -#define MAIR_NORMAL_WT 0x88 +#define MAIR_NORMAL_WT 0xbb #define MAIR_NORMAL_WB 0xff /* PAR_EL1 - Physical Address Register */
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201705131303.v4DD3Kai041946>