Date: Tue, 29 Jan 2008 16:39:31 GMT From: "Randall R. Stewart" <rrs@FreeBSD.org> To: Perforce Change Reviews <perforce@freebsd.org> Subject: PERFORCE change 134376 for review Message-ID: <200801291639.m0TGdVD6076757@repoman.freebsd.org>
next in thread | raw e-mail | index | archive | help
http://perforce.freebsd.org/chv.cgi?CH=134376 Change 134376 by rrs@rrs-mips2-jnpr on 2008/01/29 16:39:02 adds missing reg's Affected files ... .. //depot/projects/mips2-jnpr/src/sys/mips/include/cpuregs.h#4 edit Differences ... ==== //depot/projects/mips2-jnpr/src/sys/mips/include/cpuregs.h#4 (text+ko) ==== @@ -99,7 +99,11 @@ #define MIPS_XKPHYS_TO_PHYS(x) ((x) & 0x0effffffffffffffULL) /* CPU dependent mtc0 hazard hook */ +#ifdef TARGET_OCTEON +#define COP0_SYNC nop; nop; nop; nop; nop; +#else #define COP0_SYNC /* nothing */ +#endif #define COP0_HAZARD_FPUENABLE nop; nop; nop; nop; /* @@ -141,6 +145,7 @@ #define MIPS_SR_COP_USABILITY 0xf0000000 #define MIPS_SR_COP_0_BIT 0x10000000 #define MIPS_SR_COP_1_BIT 0x20000000 +#define MIPS_SR_COP_2_BIT 0x40000000 /* r4k and r3k differences, see below */ @@ -148,6 +153,7 @@ #define MIPS_SR_PX 0x00800000 /* MIPS64 */ #define MIPS_SR_BEV 0x00400000 /* Use boot exception vector */ #define MIPS_SR_TS 0x00200000 +#define MIPS_SR_DE 0x00010000 #define MIPS_SR_INT_IE 0x00000001 /*#define MIPS_SR_MBZ 0x0f8000c0*/ /* Never used, true for r3k */
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200801291639.m0TGdVD6076757>