Skip site navigation (1)Skip section navigation (2)
Date:      Tue, 12 Jan 2016 15:21:52 +0000 (UTC)
From:      Andrew Rybchenko <arybchik@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r293763 - head/sys/dev/sfxge/common
Message-ID:  <201601121521.u0CFLqWQ036018@repo.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: arybchik
Date: Tue Jan 12 15:21:52 2016
New Revision: 293763
URL: https://svnweb.freebsd.org/changeset/base/293763

Log:
  sfxge: add definitions for compressed satellite images to common code headers
  
  Submitted by:   Mark Spender <mspender at solarflare.com>
  Reviewed by:    gnn
  Sponsored by:   Solarflare Communications, Inc.
  MFC after:      2 days
  Differential Revision: https://reviews.freebsd.org/D4878

Modified:
  head/sys/dev/sfxge/common/siena_flash.h

Modified: head/sys/dev/sfxge/common/siena_flash.h
==============================================================================
--- head/sys/dev/sfxge/common/siena_flash.h	Tue Jan 12 15:20:53 2016	(r293762)
+++ head/sys/dev/sfxge/common/siena_flash.h	Tue Jan 12 15:21:52 2016	(r293763)
@@ -91,6 +91,19 @@ typedef struct blob_hdr_s {			/* GENERAT
 #define	BLOB_CPU_TYPE_RXDI_VTBL1 (14)
 #define	BLOB_CPU_TYPE_TXDI_VTBL1 (15)
 #define	BLOB_CPU_TYPE_DUMPSPEC (32)
+#define	BLOB_CPU_TYPE_MC_XIP   (33)
+
+#define	BLOB_CPU_TYPE_INVALID (31)
+
+/*
+ * The upper four bits of the CPU type field specify the compression
+ * algorithm used for this blob.
+ */
+#define	BLOB_COMPRESSION_MASK (0xf0000000)
+#define	BLOB_CPU_TYPE_MASK    (0x0fffffff)
+
+#define	BLOB_COMPRESSION_NONE (0x00000000) /* Stored as is */
+#define	BLOB_COMPRESSION_LZ   (0x10000000) /* see lib/lzdecoder.c */
 
 typedef struct siena_mc_boot_hdr_s {		/* GENERATED BY scripts/genfwdef */
 	efx_dword_t	magic;			/* = SIENA_MC_BOOT_MAGIC */



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201601121521.u0CFLqWQ036018>