Date: Wed, 1 Aug 2001 12:41:56 -0700 (PDT) From: Warner Losh <imp@FreeBSD.org> To: cvs-committers@FreeBSD.org, cvs-all@FreeBSD.org Subject: cvs commit: src/sys/pccard i82365.h pcic.c pcic_pci.c pcic_pci.h Message-ID: <200108011941.f71Jfup28334@freefall.freebsd.org>
next in thread | raw e-mail | index | archive | help
imp 2001/08/01 12:41:56 PDT
Modified files:
sys/pccard i82365.h pcic.c pcic_pci.c pcic_pci.h
Log:
TI cardbus bridges, 12xx and newer, have an interesting register. It
is the diagnostics register at offset 0x93. When bit 5 is set in this
register, bits 4-7 in ExCA register 0x5 being 0000 are required for
pci interrupt routing. When it is clear, then bit 4 of ExCA register
0x3 is used to enable it.
The only other issue is that when you route interrupts this way, you
must read ExCA register 0x4 in order to clear the interrupt, else you
get an interrupt storm.
Deal with this requirement by setting things up. It is believed that
this won't hurt other chipsets, but other chipsets may require their
own work arounds.
Revision Changes Path
1.20 +10 -2 src/sys/pccard/i82365.h
1.156 +24 -3 src/sys/pccard/pcic.c
1.65 +22 -8 src/sys/pccard/pcic_pci.c
1.25 +6 -1 src/sys/pccard/pcic_pci.h
To Unsubscribe: send mail to majordomo@FreeBSD.org
with "unsubscribe cvs-all" in the body of the message
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200108011941.f71Jfup28334>