Date: Sun, 24 May 2015 18:23:58 +0000 (UTC) From: Ian Lepore <ian@FreeBSD.org> To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-stable@freebsd.org, svn-src-stable-10@freebsd.org Subject: svn commit: r283499 - stable/10/sys/arm/arm Message-ID: <201505241823.t4OINwl3051989@svn.freebsd.org>
next in thread | raw e-mail | index | archive | help
Author: ian Date: Sun May 24 18:23:57 2015 New Revision: 283499 URL: https://svnweb.freebsd.org/changeset/base/283499 Log: MFC r282418: On an icache sync by address/len, round the length up if the operation spans a cacheline boundary. Modified: stable/10/sys/arm/arm/cpufunc_asm_armv7.S Directory Properties: stable/10/ (props changed) Modified: stable/10/sys/arm/arm/cpufunc_asm_armv7.S ============================================================================== --- stable/10/sys/arm/arm/cpufunc_asm_armv7.S Sun May 24 18:14:38 2015 (r283498) +++ stable/10/sys/arm/arm/cpufunc_asm_armv7.S Sun May 24 18:23:57 2015 (r283499) @@ -266,6 +266,9 @@ END(armv7_icache_sync_all) ENTRY_NP(armv7_icache_sync_range) ldr ip, .Larmv7_icache_line_size ldr ip, [ip] + sub r3, ip, #1 /* Address need not be aligned, but */ + and r2, r0, r3 /* round length up if op spans line */ + add r1, r1, r2 /* boundary: len += addr & linemask; */ .Larmv7_sync_next: mcr CP15_DCCMVAC(r0) mcr CP15_ICIMVAU(r0)
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201505241823.t4OINwl3051989>