Date: Fri, 16 Sep 2016 12:42:36 +0000 (UTC) From: Andrew Turner <andrew@FreeBSD.org> To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-stable@freebsd.org, svn-src-stable-11@freebsd.org Subject: svn commit: r305884 - stable/11/sys/arm64/arm64 Message-ID: <201609161242.u8GCgaqF020266@repo.freebsd.org>
next in thread | raw e-mail | index | archive | help
Author: andrew Date: Fri Sep 16 12:42:36 2016 New Revision: 305884 URL: https://svnweb.freebsd.org/changeset/base/305884 Log: MFC 305546: When synchronising the instruction and data caches we only need to clean the data cache to the point of unification. This is the point where the two caches are unified to a single unified cache so cleaning past here is just extra unneeded work. Obtained from: ABT Systems Ltd Sponsored by: The FreeBSD Foundation Modified: stable/11/sys/arm64/arm64/cpufunc_asm.S Directory Properties: stable/11/ (props changed) Modified: stable/11/sys/arm64/arm64/cpufunc_asm.S ============================================================================== --- stable/11/sys/arm64/arm64/cpufunc_asm.S Fri Sep 16 12:39:21 2016 (r305883) +++ stable/11/sys/arm64/arm64/cpufunc_asm.S Fri Sep 16 12:42:36 2016 (r305884) @@ -151,5 +151,5 @@ END(arm64_idcache_wbinv_range) * void arm64_icache_sync_range(vm_offset_t, vm_size_t) */ ENTRY(arm64_icache_sync_range) - cache_handle_range dcop = cvac, ic = 1, icop = ivau + cache_handle_range dcop = cvau, ic = 1, icop = ivau END(arm64_icache_sync_range)
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201609161242.u8GCgaqF020266>