Skip site navigation (1)Skip section navigation (2) 
Date:      Wed, 13 Apr 2005 02:20:17 +0000 (UTC)
From:      Marcel Moolenaar <marcel@FreeBSD.org>
To:        src-committers@FreeBSD.org, cvs-src@FreeBSD.org, cvs-all@FreeBSD.org
Subject:   cvs commit: src/sys/modules Makefile
Message-ID:  <200504130220.j3D2KIin002032@repoman.freebsd.org>
next in thread | raw e-mail | index | archive | help 
marcel      2005-04-13 02:20:17 UTC

  FreeBSD src repository

  Modified files:
    sys/modules          Makefile 
  Log:
  Build cpufreq on ia64. The upcoming Montecito processor supports the
  Enhanced SpeedStep (that is, a follow-up of it called Foxton). Until
  we actually have support for that, we build to catch regressions in
  the framework.
  
  Triggered by: njl
  
  Revision  Changes    Path
  1.438     +1 -0      src/sys/modules/Makefile

Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200504130220.j3D2KIin002032>