Date: Thu, 24 Sep 1998 13:43:16 -0700 From: Mike Smith <mike@smith.net.au> To: "Justin T. Gibbs" <gibbs@plutotech.com> Cc: Mike Smith <mike@smith.net.au>, bde@FreeBSD.ORG, current@FreeBSD.ORG Subject: Re: options DPT_LOST_IRQ Message-ID: <199809242043.NAA00705@dingo.cdrom.com> In-Reply-To: Your message of "Thu, 24 Sep 1998 14:26:34 MDT." <199809242033.OAA07647@pluto.plutotech.com>
next in thread | previous in thread | raw e-mail | index | archive | help
> >Yes; the FAST_INTR() code basically looks like: > > > >fastintr: <- entry with PSL_I clear, interrupts masked > > call handler <- handler runs with interrupts masked > > sti <- reenable interrupts > > rti > > But why doesn't the PIC record any interrupts that occur while the > CPU has interrupts blocked in its pending mask? Or is this simply > a problem because the I/O APICs on SMP systems work in some other > strange way? The problem seems to be that the DPT "stops asserting" the interrupt, going by what Eivind said. I presume we're talking about a PCI device here, right? -- \\ Sometimes you're ahead, \\ Mike Smith \\ sometimes you're behind. \\ mike@smith.net.au \\ The race is long, and in the \\ msmith@freebsd.org \\ end it's only with yourself. \\ msmith@cdrom.com To Unsubscribe: send mail to majordomo@FreeBSD.org with "unsubscribe freebsd-current" in the body of the message
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?199809242043.NAA00705>