Date: Fri, 10 Jan 2003 00:09:58 -0800 (PST) From: Martin Blapp <mbr@FreeBSD.org> To: cvs-committers@FreeBSD.org, cvs-all@FreeBSD.org Subject: cvs commit: src/sys/dev/nge if_nge.c src/sys/dev/xe if_xe.c src/sys/pci if_rl.c if_ste.c if_vr.c if_wb.c if_xl.c Message-ID: <200301100809.h0A89w8h005879@repoman.freebsd.org>
index | next in thread | raw e-mail
mbr 2003/01/10 00:09:58 PST
Modified files:
sys/dev/nge if_nge.c
sys/dev/xe if_xe.c
sys/pci if_rl.c if_ste.c if_vr.c if_wb.c if_xl.c
Log:
When reading PHY regs over the i2c bus, the turnaround ACK bit
is read one clock edge too late. This bit is driven low by
slave (as any other input data bits from slave) when the clock
is LOW. The current code did read the bit after the clock was
driven high again.
Reviewed by: luoqi
MFC after: 2 weeks
Revision Changes Path
1.40 +1 -1 src/sys/dev/nge/if_nge.c
1.33 +1 -1 src/sys/dev/xe/if_xe.c
1.81 +1 -1 src/sys/pci/if_rl.c
1.43 +1 -1 src/sys/pci/if_ste.c
1.57 +1 -1 src/sys/pci/if_vr.c
1.51 +1 -1 src/sys/pci/if_wb.c
1.120 +1 -1 src/sys/pci/if_xl.c
To Unsubscribe: send mail to majordomo@FreeBSD.org
with "unsubscribe cvs-all" in the body of the message
help
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200301100809.h0A89w8h005879>