Date: Mon, 8 Oct 2001 23:34:01 -0600 From: "Kenneth D. Merry" <ken@kdm.org> To: Alfred Perlstein <bright@mu.org> Cc: Terry Lambert <tlambert2@mindspring.com>, current@FreeBSD.ORG Subject: Re: Why do soft interrupt coelescing? Message-ID: <20011008233400.A10777@panzer.kdm.org> In-Reply-To: <20011009001857.R59854@elvis.mu.org>; from bright@mu.org on Tue, Oct 09, 2001 at 12:18:57AM -0500 References: <3BBF5E49.65AF9D8E@mindspring.com> <20011006144418.A6779@panzer.kdm.org> <3BC00ABC.20ECAAD8@mindspring.com> <20011008231046.A10472@panzer.kdm.org> <20011009001857.R59854@elvis.mu.org>
next in thread | previous in thread | raw e-mail | index | archive | help
On Tue, Oct 09, 2001 at 00:18:57 -0500, Alfred Perlstein wrote: > * Kenneth D. Merry <ken@kdm.org> [011009 00:11] wrote: > > > > As you say above, this is actually a good thing. I don't see how this ties > > into the patch to introduce some sort of interrupt coalescing into the > > ti(4) driver. IMO, you should be able to tweak the coalescing parameters > > on the board to do what you want. > > No matter how hard you tweak the board, an interrupt may still > trigger while you process a hardware interrupt, this causes an > additional poll which can cause additional coalescing. At least in the case of the Tigon, it won't interrupt while there is a '1' written in mailbox 0. (This happens in ti_intr().) Ken -- Kenneth Merry ken@kdm.org To Unsubscribe: send mail to majordomo@FreeBSD.org with "unsubscribe freebsd-current" in the body of the message
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?20011008233400.A10777>