Skip site navigation (1)Skip section navigation (2)
Date:      Mon, 19 Jun 2017 15:56:03 +0000 (UTC)
From:      Sean Bruno <sbruno@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-stable@freebsd.org, svn-src-stable-10@freebsd.org
Subject:   svn commit: r320117 - stable/10/sys/dev/e1000
Message-ID:  <201706191556.v5JFu3tu012663@repo.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: sbruno
Date: Mon Jun 19 15:56:03 2017
New Revision: 320117
URL: https://svnweb.freebsd.org/changeset/base/320117

Log:
  Direct commit to stable/10 to correctly setting the EIAC and IMS
  registers to the same values when processing interrupts.
  
  This resolves PR https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=211219
  
  PR:		211219
  Submitted by:	Franco Fitchner <franco@opnsense.org>

Modified:
  stable/10/sys/dev/e1000/if_em.c

Modified: stable/10/sys/dev/e1000/if_em.c
==============================================================================
--- stable/10/sys/dev/e1000/if_em.c	Mon Jun 19 15:41:39 2017	(r320116)
+++ stable/10/sys/dev/e1000/if_em.c	Mon Jun 19 15:56:03 2017	(r320117)
@@ -5158,7 +5158,7 @@ em_enable_intr(struct adapter *adapter)
 
 	if (hw->mac.type == e1000_82574) {
 		E1000_WRITE_REG(hw, EM_EIAC, EM_MSIX_MASK);
-		ims_mask |= adapter->ims;
+		ims_mask |= EM_MSIX_MASK;
 	} 
 	E1000_WRITE_REG(hw, E1000_IMS, ims_mask);
 }



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201706191556.v5JFu3tu012663>