Skip site navigation (1)Skip section navigation (2)
Date:      Fri, 30 Oct 2015 09:24:16 +0000 (UTC)
From:      Konstantin Belousov <kib@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-stable@freebsd.org, svn-src-stable-10@freebsd.org
Subject:   svn commit: r290187 - stable/10/sys/x86/x86
Message-ID:  <201510300924.t9U9OG9I053504@repo.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: kib
Date: Fri Oct 30 09:24:16 2015
New Revision: 290187
URL: https://svnweb.freebsd.org/changeset/base/290187

Log:
  MFC r289823:
  Decode new values for CPUID leaf 2 cache and TLB descriptors, from the
  Intel SDM revision 56.

Modified:
  stable/10/sys/x86/x86/identcpu.c
Directory Properties:
  stable/10/   (props changed)

Modified: stable/10/sys/x86/x86/identcpu.c
==============================================================================
--- stable/10/sys/x86/x86/identcpu.c	Fri Oct 30 08:11:37 2015	(r290186)
+++ stable/10/sys/x86/x86/identcpu.c	Fri Oct 30 09:24:16 2015	(r290187)
@@ -1887,6 +1887,18 @@ print_INTEL_TLB(u_int data)
 	case 0x68:
 		printf("1st-level data cache: 32 KB, 4 way set associative, sectored cache, 64 byte line size\n");
 		break;
+	case 0x6a:
+		printf("uTLB: 4KByte pages, 8-way set associative, 64 entries\n");
+		break;
+	case 0x6b:
+		printf("DTLB: 4KByte pages, 8-way set associative, 256 entries\n");
+		break;
+	case 0x6c:
+		printf("DTLB: 2M/4M pages, 8-way set associative, 126 entries\n");
+		break;
+	case 0x6d:
+		printf("DTLB: 1 GByte pages, fully associative, 16 entries\n");
+		break;
 	case 0x70:
 		printf("Trace cache: 12K-uops, 8-way set associative\n");
 		break;



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201510300924.t9U9OG9I053504>