Date: Mon, 21 Oct 2024 15:05:04 GMT From: Andrew Turner <andrew@FreeBSD.org> To: src-committers@FreeBSD.org, dev-commits-src-all@FreeBSD.org, dev-commits-src-branches@FreeBSD.org Subject: git: 6ac2d3cfb4ad - stable/14 - arm64: Add the tcr_el2 ds field Message-ID: <202410211505.49LF54ME046665@gitrepo.freebsd.org>
next in thread | raw e-mail | index | archive | help
The branch stable/14 has been updated by andrew: URL: https://cgit.FreeBSD.org/src/commit/?id=6ac2d3cfb4add8b1adaf549e8d6bc887f6afc176 commit 6ac2d3cfb4add8b1adaf549e8d6bc887f6afc176 Author: Andrew Turner <andrew@FreeBSD.org> AuthorDate: 2024-09-05 12:11:42 +0000 Commit: Andrew Turner <andrew@FreeBSD.org> CommitDate: 2024-10-21 15:03:26 +0000 arm64: Add the tcr_el2 ds field This will be used to support FEAT_LPA2 to allow more than 48 bits of physical address space. Reviewed by: alc, kib, markj Sponsored by: Arm Ltd Differential Revision: https://reviews.freebsd.org/D46392 (cherry picked from commit 7be11454edd4eca6cbd299cb5b486294f912ffbd) --- sys/arm64/include/armreg.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/sys/arm64/include/armreg.h b/sys/arm64/include/armreg.h index 734fb55f07ba..8bf4445e13b3 100644 --- a/sys/arm64/include/armreg.h +++ b/sys/arm64/include/armreg.h @@ -2396,6 +2396,8 @@ #define TCR_EL1_CRm 0 #define TCR_EL1_op2 2 /* Bits 63:59 are reserved */ +#define TCR_DS_SHIFT 59 +#define TCR_DS (UL(1) << TCR_DS_SHIFT) #define TCR_TCMA1_SHIFT 58 #define TCR_TCMA1 (UL(1) << TCR_TCMA1_SHIFT) #define TCR_TCMA0_SHIFT 57
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?202410211505.49LF54ME046665>