Skip site navigation (1)Skip section navigation (2)
Date:      Fri, 5 Sep 2014 19:00:30 +0000 (UTC)
From:      Andrew Turner <andrew@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r271181 - head/sys/arm/arm
Message-ID:  <201409051900.s85J0UeI074755@svn.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: andrew
Date: Fri Sep  5 19:00:30 2014
New Revision: 271181
URL: http://svnweb.freebsd.org/changeset/base/271181

Log:
  Add the virtual timer irq to the list of interrupts we enable on secondary
  cores.

Modified:
  head/sys/arm/arm/gic.c

Modified: head/sys/arm/arm/gic.c
==============================================================================
--- head/sys/arm/arm/gic.c	Fri Sep  5 18:11:39 2014	(r271180)
+++ head/sys/arm/arm/gic.c	Fri Sep  5 19:00:30 2014	(r271181)
@@ -166,7 +166,10 @@ gic_init_secondary(void)
 	/* Enable interrupt distribution */
 	gic_d_write_4(GICD_CTLR, 0x01);
 
-	/* Activate IRQ 29-30, ie private timer (secure & non-secure) IRQs */
+	/*
+	 * Activate the timer interrupts: virtual, secure, and non-secure.
+	 */
+	gic_d_write_4(GICD_ISENABLER(27 >> 5), (1UL << (27 & 0x1F)));
 	gic_d_write_4(GICD_ISENABLER(29 >> 5), (1UL << (29 & 0x1F)));
 	gic_d_write_4(GICD_ISENABLER(30 >> 5), (1UL << (30 & 0x1F)));
 }



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201409051900.s85J0UeI074755>